2018-04-20 17:40:15 +02:00
|
|
|
#define SimdReg
|
|
|
|
|
|
|
|
using ChocolArm64.State;
|
|
|
|
|
|
|
|
using NUnit.Framework;
|
|
|
|
|
2018-09-17 06:54:05 +02:00
|
|
|
using System.Collections.Generic;
|
2018-05-12 01:10:27 +02:00
|
|
|
using System.Runtime.Intrinsics;
|
|
|
|
|
2018-04-20 17:40:15 +02:00
|
|
|
namespace Ryujinx.Tests.Cpu
|
|
|
|
{
|
2018-09-08 19:23:07 +02:00
|
|
|
[Category("SimdReg")] // Tested: second half of 2018.
|
2018-04-20 17:40:15 +02:00
|
|
|
public sealed class CpuTestSimdReg : CpuTest
|
|
|
|
{
|
|
|
|
#if SimdReg
|
|
|
|
|
2018-09-17 06:54:05 +02:00
|
|
|
#region "ValueSource (Types)"
|
2018-08-04 21:58:54 +02:00
|
|
|
private static ulong[] _1B1H1S1D_()
|
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x000000000000007Ful,
|
|
|
|
0x0000000000000080ul, 0x00000000000000FFul,
|
|
|
|
0x0000000000007FFFul, 0x0000000000008000ul,
|
|
|
|
0x000000000000FFFFul, 0x000000007FFFFFFFul,
|
|
|
|
0x0000000080000000ul, 0x00000000FFFFFFFFul,
|
|
|
|
0x7FFFFFFFFFFFFFFFul, 0x8000000000000000ul,
|
|
|
|
0xFFFFFFFFFFFFFFFFul };
|
|
|
|
}
|
|
|
|
|
2018-04-21 21:15:04 +02:00
|
|
|
private static ulong[] _1D_()
|
2018-04-20 17:40:15 +02:00
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x7FFFFFFFFFFFFFFFul,
|
|
|
|
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul };
|
|
|
|
}
|
|
|
|
|
2018-08-10 19:27:15 +02:00
|
|
|
private static ulong[] _1H1S_()
|
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x0000000000007FFFul,
|
|
|
|
0x0000000000008000ul, 0x000000000000FFFFul,
|
|
|
|
0x000000007FFFFFFFul, 0x0000000080000000ul,
|
|
|
|
0x00000000FFFFFFFFul };
|
|
|
|
}
|
|
|
|
|
|
|
|
private static ulong[] _4H2S_()
|
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x7FFF7FFF7FFF7FFFul,
|
|
|
|
0x8000800080008000ul, 0x7FFFFFFF7FFFFFFFul,
|
|
|
|
0x8000000080000000ul, 0xFFFFFFFFFFFFFFFFul };
|
|
|
|
}
|
|
|
|
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
private static ulong[] _4H2S1D_()
|
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x7FFF7FFF7FFF7FFFul,
|
|
|
|
0x8000800080008000ul, 0x7FFFFFFF7FFFFFFFul,
|
|
|
|
0x8000000080000000ul, 0x7FFFFFFFFFFFFFFFul,
|
|
|
|
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul };
|
|
|
|
}
|
|
|
|
|
|
|
|
private static ulong[] _8B_()
|
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
|
|
|
|
0x8080808080808080ul, 0xFFFFFFFFFFFFFFFFul };
|
|
|
|
}
|
|
|
|
|
2018-04-20 17:40:15 +02:00
|
|
|
private static ulong[] _8B4H2S_()
|
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
|
|
|
|
0x8080808080808080ul, 0x7FFF7FFF7FFF7FFFul,
|
|
|
|
0x8000800080008000ul, 0x7FFFFFFF7FFFFFFFul,
|
|
|
|
0x8000000080000000ul, 0xFFFFFFFFFFFFFFFFul };
|
|
|
|
}
|
|
|
|
|
2018-04-21 21:15:04 +02:00
|
|
|
private static ulong[] _8B4H2S1D_()
|
2018-04-20 17:40:15 +02:00
|
|
|
{
|
|
|
|
return new ulong[] { 0x0000000000000000ul, 0x7F7F7F7F7F7F7F7Ful,
|
|
|
|
0x8080808080808080ul, 0x7FFF7FFF7FFF7FFFul,
|
|
|
|
0x8000800080008000ul, 0x7FFFFFFF7FFFFFFFul,
|
|
|
|
0x8000000080000000ul, 0x7FFFFFFFFFFFFFFFul,
|
|
|
|
0x8000000000000000ul, 0xFFFFFFFFFFFFFFFFul };
|
|
|
|
}
|
2018-09-17 06:54:05 +02:00
|
|
|
|
|
|
|
private static IEnumerable<ulong> _1S_F_()
|
|
|
|
{
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x00000000FF7FFFFFul; // -Max Normal (float.MinValue)
|
2018-09-17 06:54:05 +02:00
|
|
|
yield return 0x0000000080800000ul; // -Min Normal
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x00000000807FFFFFul; // -Max Subnormal
|
|
|
|
yield return 0x0000000080000001ul; // -Min Subnormal (-float.Epsilon)
|
|
|
|
yield return 0x000000007F7FFFFFul; // +Max Normal (float.MaxValue)
|
2018-09-17 06:54:05 +02:00
|
|
|
yield return 0x0000000000800000ul; // +Min Normal
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x00000000007FFFFFul; // +Max Subnormal
|
|
|
|
yield return 0x0000000000000001ul; // +Min Subnormal (float.Epsilon)
|
2018-09-17 06:54:05 +02:00
|
|
|
|
|
|
|
if (!NoZeros)
|
|
|
|
{
|
|
|
|
yield return 0x0000000080000000ul; // -Zero
|
|
|
|
yield return 0x0000000000000000ul; // +Zero
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!NoInfs)
|
|
|
|
{
|
|
|
|
yield return 0x00000000FF800000ul; // -Infinity
|
|
|
|
yield return 0x000000007F800000ul; // +Infinity
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!NoNaNs)
|
|
|
|
{
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x00000000FFC00000ul; // -QNaN (all zeros payload) (float.NaN)
|
|
|
|
yield return 0x00000000FFBFFFFFul; // -SNaN (all ones payload)
|
|
|
|
yield return 0x000000007FC00000ul; // +QNaN (all zeros payload) (-float.NaN) (DefaultNaN)
|
|
|
|
yield return 0x000000007FBFFFFFul; // +SNaN (all ones payload)
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
for (int Cnt = 1; Cnt <= RndCnt; Cnt++)
|
|
|
|
{
|
|
|
|
ulong Grbg = TestContext.CurrentContext.Random.NextUInt();
|
|
|
|
ulong Rnd1 = GenNormal_S();
|
2018-10-06 03:45:59 +02:00
|
|
|
ulong Rnd2 = GenSubnormal_S();
|
2018-09-17 06:54:05 +02:00
|
|
|
|
|
|
|
yield return (Grbg << 32) | Rnd1;
|
|
|
|
yield return (Grbg << 32) | Rnd2;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
private static IEnumerable<ulong> _2S_F_()
|
|
|
|
{
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0xFF7FFFFFFF7FFFFFul; // -Max Normal (float.MinValue)
|
2018-09-17 06:54:05 +02:00
|
|
|
yield return 0x8080000080800000ul; // -Min Normal
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x807FFFFF807FFFFFul; // -Max Subnormal
|
|
|
|
yield return 0x8000000180000001ul; // -Min Subnormal (-float.Epsilon)
|
|
|
|
yield return 0x7F7FFFFF7F7FFFFFul; // +Max Normal (float.MaxValue)
|
2018-09-17 06:54:05 +02:00
|
|
|
yield return 0x0080000000800000ul; // +Min Normal
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x007FFFFF007FFFFFul; // +Max Subnormal
|
|
|
|
yield return 0x0000000100000001ul; // +Min Subnormal (float.Epsilon)
|
2018-09-17 06:54:05 +02:00
|
|
|
|
|
|
|
if (!NoZeros)
|
|
|
|
{
|
|
|
|
yield return 0x8000000080000000ul; // -Zero
|
|
|
|
yield return 0x0000000000000000ul; // +Zero
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!NoInfs)
|
|
|
|
{
|
|
|
|
yield return 0xFF800000FF800000ul; // -Infinity
|
|
|
|
yield return 0x7F8000007F800000ul; // +Infinity
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!NoNaNs)
|
|
|
|
{
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0xFFC00000FFC00000ul; // -QNaN (all zeros payload) (float.NaN)
|
|
|
|
yield return 0xFFBFFFFFFFBFFFFFul; // -SNaN (all ones payload)
|
|
|
|
yield return 0x7FC000007FC00000ul; // +QNaN (all zeros payload) (-float.NaN) (DefaultNaN)
|
|
|
|
yield return 0x7FBFFFFF7FBFFFFFul; // +SNaN (all ones payload)
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
for (int Cnt = 1; Cnt <= RndCnt; Cnt++)
|
|
|
|
{
|
|
|
|
ulong Rnd1 = GenNormal_S();
|
2018-10-06 03:45:59 +02:00
|
|
|
ulong Rnd2 = GenSubnormal_S();
|
2018-09-17 06:54:05 +02:00
|
|
|
|
|
|
|
yield return (Rnd1 << 32) | Rnd1;
|
|
|
|
yield return (Rnd2 << 32) | Rnd2;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
private static IEnumerable<ulong> _1D_F_()
|
|
|
|
{
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0xFFEFFFFFFFFFFFFFul; // -Max Normal (double.MinValue)
|
2018-09-17 06:54:05 +02:00
|
|
|
yield return 0x8010000000000000ul; // -Min Normal
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x800FFFFFFFFFFFFFul; // -Max Subnormal
|
|
|
|
yield return 0x8000000000000001ul; // -Min Subnormal (-double.Epsilon)
|
|
|
|
yield return 0x7FEFFFFFFFFFFFFFul; // +Max Normal (double.MaxValue)
|
2018-09-17 06:54:05 +02:00
|
|
|
yield return 0x0010000000000000ul; // +Min Normal
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0x000FFFFFFFFFFFFFul; // +Max Subnormal
|
|
|
|
yield return 0x0000000000000001ul; // +Min Subnormal (double.Epsilon)
|
2018-09-17 06:54:05 +02:00
|
|
|
|
|
|
|
if (!NoZeros)
|
|
|
|
{
|
|
|
|
yield return 0x8000000000000000ul; // -Zero
|
|
|
|
yield return 0x0000000000000000ul; // +Zero
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!NoInfs)
|
|
|
|
{
|
|
|
|
yield return 0xFFF0000000000000ul; // -Infinity
|
|
|
|
yield return 0x7FF0000000000000ul; // +Infinity
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!NoNaNs)
|
|
|
|
{
|
2018-10-06 03:45:59 +02:00
|
|
|
yield return 0xFFF8000000000000ul; // -QNaN (all zeros payload) (double.NaN)
|
|
|
|
yield return 0xFFF7FFFFFFFFFFFFul; // -SNaN (all ones payload)
|
|
|
|
yield return 0x7FF8000000000000ul; // +QNaN (all zeros payload) (-double.NaN) (DefaultNaN)
|
|
|
|
yield return 0x7FF7FFFFFFFFFFFFul; // +SNaN (all ones payload)
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
for (int Cnt = 1; Cnt <= RndCnt; Cnt++)
|
|
|
|
{
|
|
|
|
ulong Rnd1 = GenNormal_D();
|
2018-10-06 03:45:59 +02:00
|
|
|
ulong Rnd2 = GenSubnormal_D();
|
2018-09-17 06:54:05 +02:00
|
|
|
|
|
|
|
yield return Rnd1;
|
|
|
|
yield return Rnd2;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endregion
|
|
|
|
|
|
|
|
#region "ValueSource (Opcodes)"
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Add_Div_Mul_Mulx_Sub_S_S_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x1E222820u, // FADD S0, S1, S2
|
|
|
|
0x1E221820u, // FDIV S0, S1, S2
|
|
|
|
0x1E220820u, // FMUL S0, S1, S2
|
|
|
|
0x5E22DC20u, // FMULX S0, S1, S2
|
|
|
|
0x1E223820u // FSUB S0, S1, S2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Add_Div_Mul_Mulx_Sub_S_D_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x1E622820u, // FADD D0, D1, D2
|
|
|
|
0x1E621820u, // FDIV D0, D1, D2
|
|
|
|
0x1E620820u, // FMUL D0, D1, D2
|
|
|
|
0x5E62DC20u, // FMULX D0, D1, D2
|
|
|
|
0x1E623820u // FSUB D0, D1, D2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Add_Div_Mul_Mulx_Sub_V_2S_4S_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x0E20D400u, // FADD V0.2S, V0.2S, V0.2S
|
|
|
|
0x2E20FC00u, // FDIV V0.2S, V0.2S, V0.2S
|
|
|
|
0x2E20DC00u, // FMUL V0.2S, V0.2S, V0.2S
|
|
|
|
0x0E20DC00u, // FMULX V0.2S, V0.2S, V0.2S
|
|
|
|
0x0EA0D400u // FSUB V0.2S, V0.2S, V0.2S
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Add_Div_Mul_Mulx_Sub_V_2D_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x4E60D400u, // FADD V0.2D, V0.2D, V0.2D
|
|
|
|
0x6E60FC00u, // FDIV V0.2D, V0.2D, V0.2D
|
|
|
|
0x6E60DC00u, // FMUL V0.2D, V0.2D, V0.2D
|
|
|
|
0x4E60DC00u, // FMULX V0.2D, V0.2D, V0.2D
|
|
|
|
0x4EE0D400u // FSUB V0.2D, V0.2D, V0.2D
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Madd_Msub_S_S_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x1F020C20u, // FMADD S0, S1, S2, S3
|
|
|
|
0x1F028C20u // FMSUB S0, S1, S2, S3
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Madd_Msub_S_D_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x1F420C20u, // FMADD D0, D1, D2, D3
|
|
|
|
0x1F428C20u // FMSUB D0, D1, D2, D3
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-09-17 06:54:05 +02:00
|
|
|
private static uint[] _F_Max_Min_Nm_S_S_()
|
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x1E224820u, // FMAX S0, S1, S2
|
|
|
|
0x1E226820u, // FMAXNM S0, S1, S2
|
|
|
|
0x1E225820u, // FMIN S0, S1, S2
|
|
|
|
0x1E227820u // FMINNM S0, S1, S2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
private static uint[] _F_Max_Min_Nm_S_D_()
|
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x1E624820u, // FMAX D0, D1, D2
|
|
|
|
0x1E626820u, // FMAXNM D0, D1, D2
|
|
|
|
0x1E625820u, // FMIN D0, D1, D2
|
|
|
|
0x1E627820u // FMINNM D0, D1, D2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
private static uint[] _F_Max_Min_Nm_P_V_2S_4S_()
|
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x0E20F400u, // FMAX V0.2S, V0.2S, V0.2S
|
|
|
|
0x0E20C400u, // FMAXNM V0.2S, V0.2S, V0.2S
|
|
|
|
0x2E20F400u, // FMAXP V0.2S, V0.2S, V0.2S
|
|
|
|
0x0EA0F400u, // FMIN V0.2S, V0.2S, V0.2S
|
|
|
|
0x0EA0C400u, // FMINNM V0.2S, V0.2S, V0.2S
|
|
|
|
0x2EA0F400u // FMINP V0.2S, V0.2S, V0.2S
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
private static uint[] _F_Max_Min_Nm_P_V_2D_()
|
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x4E60F400u, // FMAX V0.2D, V0.2D, V0.2D
|
|
|
|
0x4E60C400u, // FMAXNM V0.2D, V0.2D, V0.2D
|
|
|
|
0x6E60F400u, // FMAXP V0.2D, V0.2D, V0.2D
|
|
|
|
0x4EE0F400u, // FMIN V0.2D, V0.2D, V0.2D
|
|
|
|
0x4EE0C400u, // FMINNM V0.2D, V0.2D, V0.2D
|
|
|
|
0x6EE0F400u // FMINP V0.2D, V0.2D, V0.2D
|
|
|
|
};
|
|
|
|
}
|
2018-10-06 03:45:59 +02:00
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Recps_Rsqrts_S_S_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x5E22FC20u, // FRECPS S0, S1, S2
|
|
|
|
0x5EA2FC20u // FRSQRTS S0, S1, S2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Recps_Rsqrts_S_D_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x5E62FC20u, // FRECPS D0, D1, D2
|
|
|
|
0x5EE2FC20u // FRSQRTS D0, D1, D2
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Recps_Rsqrts_V_2S_4S_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x0E20FC00u, // FRECPS V0.2S, V0.2S, V0.2S
|
|
|
|
0x0EA0FC00u // FRSQRTS V0.2S, V0.2S, V0.2S
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
private static uint[] _F_Recps_Rsqrts_V_2D_()
|
2018-10-06 03:45:59 +02:00
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x4E60FC00u, // FRECPS V0.2D, V0.2D, V0.2D
|
|
|
|
0x4EE0FC00u // FRSQRTS V0.2D, V0.2D, V0.2D
|
|
|
|
};
|
|
|
|
}
|
2018-10-28 23:27:50 +01:00
|
|
|
|
|
|
|
private static uint[] _Sha1c_Sha1m_Sha1p_Sha1su0_V_()
|
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x5E000000u, // SHA1C Q0, S0, V0.4S
|
|
|
|
0x5E002000u, // SHA1M Q0, S0, V0.4S
|
|
|
|
0x5E001000u, // SHA1P Q0, S0, V0.4S
|
|
|
|
0x5E003000u // SHA1SU0 V0.4S, V0.4S, V0.4S
|
|
|
|
};
|
|
|
|
}
|
|
|
|
|
|
|
|
private static uint[] _Sha256h_Sha256h2_Sha256su1_V_()
|
|
|
|
{
|
|
|
|
return new uint[]
|
|
|
|
{
|
|
|
|
0x5E004000u, // SHA256H Q0, Q0, V0.4S
|
|
|
|
0x5E005000u, // SHA256H2 Q0, Q0, V0.4S
|
|
|
|
0x5E006000u // SHA256SU1 V0.4S, V0.4S, V0.4S
|
|
|
|
};
|
|
|
|
}
|
2018-04-20 17:40:15 +02:00
|
|
|
#endregion
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
private const int RndCnt = 2;
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-17 06:54:05 +02:00
|
|
|
private static readonly bool NoZeros = false;
|
|
|
|
private static readonly bool NoInfs = false;
|
|
|
|
private static readonly bool NoNaNs = false;
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("ADD <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Add_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-04-20 17:40:15 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x5EE08400; // ADD D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("ADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Add_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E208400; // ADD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Add_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E208400; // ADD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ADDHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Addhn_V_8H8B_4S4H_2D2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H8B, 4S4H, 2D2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E204000; // ADDHN V0.8B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ADDHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Addhn_V_8H16B_4S8H_2D4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H16B, 4S8H, 2D4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E204000; // ADDHN2 V0.16B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("ADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Addp_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-04-21 21:15:04 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E20BC00; // ADDP V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-21 21:15:04 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-04-21 21:15:04 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-21 21:15:04 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-21 21:15:04 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Addp_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-21 21:15:04 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E20BC00; // ADDP V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-21 21:15:04 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-21 21:15:04 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-21 21:15:04 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-21 21:15:04 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("AND <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void And_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E201C00; // AND V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("AND <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void And_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E201C00; // AND V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("BIC <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bic_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E601C00; // BIC V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("BIC <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bic_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E601C00; // BIC V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("BIF <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bif_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2EE01C00; // BIF V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("BIF <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bif_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6EE01C00; // BIF V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("BIT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bit_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2EA01C00; // BIT V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("BIT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bit_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6EA01C00; // BIT V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("BSL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bsl_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E601C00; // BSL V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("BSL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Bsl_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E601C00; // BSL V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMEQ <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmeq_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x7EE08C00; // CMEQ D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmeq_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E208C00; // CMEQ V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("CMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmeq_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E208C00; // CMEQ V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMGE <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmge_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x5EE03C00; // CMGE D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmge_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E203C00; // CMGE V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("CMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmge_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E203C00; // CMGE V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMGT <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmgt_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x5EE03400; // CMGT D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmgt_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E203400; // CMGT V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("CMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmgt_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E203400; // CMGT V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMHI <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmhi_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x7EE03400; // CMHI D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMHI <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmhi_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E203400; // CMHI V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("CMHI <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmhi_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E203400; // CMHI V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMHS <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmhs_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x7EE03C00; // CMHS D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMHS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmhs_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E203C00; // CMHS V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("CMHS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmhs_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E203C00; // CMHS V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMTST <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmtst_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x5EE08C00; // CMTST D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("CMTST <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmtst_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E208C00; // CMTST V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("CMTST <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Cmtst_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-06-18 19:55:26 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E208C00; // CMTST V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("EOR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Eor_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E201C00; // EOR V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-18 19:55:26 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-18 19:55:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("EOR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Eor_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
2018-06-18 19:55:26 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E201C00; // EOR V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-18 19:55:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
|
|
|
public void F_Add_Div_Mul_Mulx_Sub_S_S([ValueSource("_F_Add_Div_Mul_Mulx_Sub_S_S_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[ValueSource("_1S_F_")] ulong A,
|
|
|
|
[ValueSource("_1S_F_")] ulong B)
|
2018-09-17 06:54:05 +02:00
|
|
|
{
|
2018-10-06 03:45:59 +02:00
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
|
|
|
|
}
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
|
|
|
public void F_Add_Div_Mul_Mulx_Sub_S_D([ValueSource("_F_Add_Div_Mul_Mulx_Sub_S_D_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[ValueSource("_1D_F_")] ulong A,
|
|
|
|
[ValueSource("_1D_F_")] ulong B)
|
|
|
|
{
|
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE1(Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
|
|
|
public void F_Add_Div_Mul_Mulx_Sub_V_2S_4S([ValueSource("_F_Add_Div_Mul_Mulx_Sub_V_2S_4S_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_2S_F_")] ulong Z,
|
|
|
|
[ValueSource("_2S_F_")] ulong A,
|
|
|
|
[ValueSource("_2S_F_")] ulong B,
|
|
|
|
[Values(0b0u, 0b1u)] uint Q) // <2S, 4S>
|
|
|
|
{
|
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcodes |= ((Q & 1) << 30);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A * Q);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B * Q);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
|
|
|
public void F_Add_Div_Mul_Mulx_Sub_V_2D([ValueSource("_F_Add_Div_Mul_Mulx_Sub_V_2D_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_F_")] ulong Z,
|
|
|
|
[ValueSource("_1D_F_")] ulong A,
|
|
|
|
[ValueSource("_1D_F_")] ulong B)
|
|
|
|
{
|
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit] // Fused.
|
|
|
|
public void F_Madd_Msub_S_S([ValueSource("_F_Madd_Msub_S_S_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[ValueSource("_1S_F_")] ulong A,
|
|
|
|
[ValueSource("_1S_F_")] ulong B,
|
|
|
|
[ValueSource("_1S_F_")] ulong C)
|
|
|
|
{
|
2018-09-17 06:54:05 +02:00
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
Vector128<float> V3 = MakeVectorE0(C);
|
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, V3: V3, Fpcr: Fpcr);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
CompareAgainstUnicorn(FPSR.IOC, FpSkips.IfUnderflow, FpTolerances.UpToOneUlps_S);
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit] // Fused.
|
|
|
|
public void F_Madd_Msub_S_D([ValueSource("_F_Madd_Msub_S_D_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[ValueSource("_1D_F_")] ulong A,
|
|
|
|
[ValueSource("_1D_F_")] ulong B,
|
|
|
|
[ValueSource("_1D_F_")] ulong C)
|
2018-09-17 06:54:05 +02:00
|
|
|
{
|
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE1(Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
Vector128<float> V3 = MakeVectorE0(C);
|
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, V3: V3, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FPSR.IOC, FpSkips.IfUnderflow, FpTolerances.UpToOneUlps_D);
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
2018-09-17 06:54:05 +02:00
|
|
|
public void F_Max_Min_Nm_S_S([ValueSource("_F_Max_Min_Nm_S_S_")] uint Opcodes,
|
|
|
|
[ValueSource("_1S_F_")] ulong A,
|
|
|
|
[ValueSource("_1S_F_")] ulong B)
|
|
|
|
{
|
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC);
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
2018-09-17 06:54:05 +02:00
|
|
|
public void F_Max_Min_Nm_S_D([ValueSource("_F_Max_Min_Nm_S_D_")] uint Opcodes,
|
|
|
|
[ValueSource("_1D_F_")] ulong A,
|
|
|
|
[ValueSource("_1D_F_")] ulong B)
|
|
|
|
{
|
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE1(Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC);
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
2018-09-17 06:54:05 +02:00
|
|
|
public void F_Max_Min_Nm_P_V_2S_4S([ValueSource("_F_Max_Min_Nm_P_V_2S_4S_")] uint Opcodes,
|
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_2S_F_")] ulong Z,
|
|
|
|
[ValueSource("_2S_F_")] ulong A,
|
|
|
|
[ValueSource("_2S_F_")] ulong B,
|
|
|
|
[Values(0b0u, 0b1u)] uint Q) // <2S, 4S>
|
|
|
|
{
|
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcodes |= ((Q & 1) << 30);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A * Q);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B * Q);
|
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC);
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit]
|
2018-09-17 06:54:05 +02:00
|
|
|
public void F_Max_Min_Nm_P_V_2D([ValueSource("_F_Max_Min_Nm_P_V_2D_")] uint Opcodes,
|
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_F_")] ulong Z,
|
|
|
|
[ValueSource("_1D_F_")] ulong A,
|
|
|
|
[ValueSource("_1D_F_")] ulong B)
|
|
|
|
{
|
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-06 03:45:59 +02:00
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
2018-09-17 06:54:05 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.IOC);
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit] // Fused.
|
|
|
|
public void F_Recps_Rsqrts_S_S([ValueSource("_F_Recps_Rsqrts_S_S_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[ValueSource("_1S_F_")] ulong A,
|
|
|
|
[ValueSource("_1S_F_")] ulong B)
|
|
|
|
{
|
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FPSR.IOC, FpSkips.IfUnderflow, FpTolerances.UpToOneUlps_S);
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit] // Fused.
|
|
|
|
public void F_Recps_Rsqrts_S_D([ValueSource("_F_Recps_Rsqrts_S_D_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[ValueSource("_1D_F_")] ulong A,
|
|
|
|
[ValueSource("_1D_F_")] ulong B)
|
|
|
|
{
|
|
|
|
ulong Z = TestContext.CurrentContext.Random.NextULong();
|
|
|
|
Vector128<float> V0 = MakeVectorE1(Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FPSR.IOC, FpSkips.IfUnderflow, FpTolerances.UpToOneUlps_D);
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit] // Fused.
|
|
|
|
public void F_Recps_Rsqrts_V_2S_4S([ValueSource("_F_Recps_Rsqrts_V_2S_4S_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_2S_F_")] ulong Z,
|
|
|
|
[ValueSource("_2S_F_")] ulong A,
|
|
|
|
[ValueSource("_2S_F_")] ulong B,
|
|
|
|
[Values(0b0u, 0b1u)] uint Q) // <2S, 4S>
|
|
|
|
{
|
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcodes |= ((Q & 1) << 30);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A * Q);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B * Q);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FPSR.IOC, FpSkips.IfUnderflow, FpTolerances.UpToOneUlps_S);
|
|
|
|
}
|
|
|
|
|
2018-10-14 04:35:16 +02:00
|
|
|
[Test, Pairwise] [Explicit] // Fused.
|
|
|
|
public void F_Recps_Rsqrts_V_2D([ValueSource("_F_Recps_Rsqrts_V_2D_")] uint Opcodes,
|
2018-10-06 03:45:59 +02:00
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_F_")] ulong Z,
|
|
|
|
[ValueSource("_1D_F_")] ulong A,
|
|
|
|
[ValueSource("_1D_F_")] ulong B)
|
|
|
|
{
|
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
|
|
|
int Fpcr = (int)TestContext.CurrentContext.Random.NextUInt() & (1 << (int)FPCR.DN);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
|
2018-10-06 03:45:59 +02:00
|
|
|
|
|
|
|
CompareAgainstUnicorn(FPSR.IOC, FpSkips.IfUnderflow, FpTolerances.UpToOneUlps_D);
|
2018-09-17 06:54:05 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("ORN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Orn_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0EE01C00; // ORN V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ORN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Orn_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4EE01C00; // ORN V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("ORR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Orr_V_8B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0EA01C00; // ORR V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ORR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Orr_V_16B([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B_")] [Random(RndCnt)] ulong B)
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4EA01C00; // ORR V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Cls_V, Clz_V, Orn_V instructions. Add 18 Tests: And_V, Bic_V, Bif_V, Bit_V, Bsl_V, Cls_V, Clz_V, Orn_V, Orr_V. (#104)
* Update AOpCodeTable.cs
* Update AInstEmitSimdLogical.cs
* Update AInstEmitSimdArithmetic.cs
* Update ASoftFallback.cs
* Update AInstEmitAlu.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
2018-04-26 04:20:22 +02:00
|
|
|
}
|
|
|
|
|
2018-04-20 17:40:15 +02:00
|
|
|
[Test, Pairwise, Description("RADDHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Raddhn_V_8H8B_4S4H_2D2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H8B, 4S4H, 2D2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E204000; // RADDHN V0.8B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("RADDHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Raddhn_V_8H16B_4S8H_2D4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H16B, 4S8H, 2D4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E204000; // RADDHN2 V0.16B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("RSUBHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Rsubhn_V_8H8B_4S4H_2D2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H8B, 4S4H, 2D2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E206000; // RSUBHN V0.8B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("RSUBHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Rsubhn_V_8H16B_4S8H_2D4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H16B, 4S8H, 2D4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E206000; // RSUBHN2 V0.16B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("SABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Saba_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E207C00; // SABA V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-30 17:40:41 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Saba_V_16B_8H_4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E207C00; // SABA V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SABAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sabal_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E205000; // SABAL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SABAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sabal_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E205000; // SABAL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("SABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sabd_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E207400; // SABD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-30 17:40:41 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sabd_V_16B_8H_4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E207400; // SABD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("SABDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sabdl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
2018-06-30 17:40:41 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E207000; // SABDL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("SABDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sabdl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
2018-06-30 17:40:41 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E207000; // SABDL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
[Test, Pairwise, Description("SADDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Saddl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E200000; // SADDL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SADDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Saddl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E200000; // SADDL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
2018-07-19 02:06:28 +02:00
|
|
|
[Test, Pairwise, Description("SADDW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Saddw_V_8B8H8H_4H4S4S_2S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H8H, 4H4S4S, 2S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E201000; // SADDW V0.8H, V0.8H, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SADDW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Saddw_V_16B8H8H_8H4S4S_4S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H8H, 8H4S4S, 4S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E201000; // SADDW2 V0.8H, V0.8H, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-17 02:44:44 +02:00
|
|
|
}
|
|
|
|
|
2018-10-28 23:27:50 +01:00
|
|
|
[Test, Pairwise]
|
|
|
|
public void Sha1c_Sha1m_Sha1p_Sha1su0_V([ValueSource("_Sha1c_Sha1m_Sha1p_Sha1su0_V_")] uint Opcodes,
|
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[Random(RndCnt / 2)] ulong Z0, [Random(RndCnt / 2)] ulong Z1,
|
|
|
|
[Random(RndCnt / 2)] ulong A0, [Random(RndCnt / 2)] ulong A1,
|
|
|
|
[Random(RndCnt / 2)] ulong B0, [Random(RndCnt / 2)] ulong B1)
|
2018-08-17 02:44:44 +02:00
|
|
|
{
|
2018-10-28 23:27:50 +01:00
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-08-17 02:44:44 +02:00
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z0, Z1);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A0, A1);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B0, B1);
|
2018-09-08 19:23:07 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2);
|
2018-08-17 02:44:44 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-17 02:44:44 +02:00
|
|
|
}
|
|
|
|
|
2018-10-28 23:27:50 +01:00
|
|
|
[Test, Pairwise]
|
|
|
|
public void Sha256h_Sha256h2_Sha256su1_V([ValueSource("_Sha256h_Sha256h2_Sha256su1_V_")] uint Opcodes,
|
|
|
|
[Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[Random(RndCnt / 2)] ulong Z0, [Random(RndCnt / 2)] ulong Z1,
|
|
|
|
[Random(RndCnt / 2)] ulong A0, [Random(RndCnt / 2)] ulong A1,
|
|
|
|
[Random(RndCnt / 2)] ulong B0, [Random(RndCnt / 2)] ulong B1)
|
2018-08-17 02:44:44 +02:00
|
|
|
{
|
2018-10-28 23:27:50 +01:00
|
|
|
Opcodes |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-08-17 02:44:44 +02:00
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z0, Z1);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A0, A1);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B0, B1);
|
2018-09-08 19:23:07 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2);
|
2018-08-17 02:44:44 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
2018-08-27 08:44:01 +02:00
|
|
|
[Test, Pairwise, Description("SHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Shadd_V_8B_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E200400; // SHADD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Shadd_V_16B_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E200400; // SHADD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Shsub_V_8B_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E202400; // SHSUB V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Shsub_V_16B_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E202400; // SHSUB V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
[Test, Pairwise, Description("SMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Smlal_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E208000; // SMLAL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Smlal_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E208000; // SMLAL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Smlsl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E20A000; // SMLSL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Smlsl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E20A000; // SMLSL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
2018-08-04 21:58:54 +02:00
|
|
|
[Test, Pairwise, Description("SQADD <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sqadd_S_B_H_S_D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <B, H, S, D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x5E200C00; // SQADD B0, B0, B0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sqadd_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E200C00; // SQADD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sqadd_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E200C00; // SQADD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
2018-08-10 19:27:15 +02:00
|
|
|
[Test, Pairwise, Description("SQDMULH <V><d>, <V><n>, <V><m>")]
|
|
|
|
public void Sqdmulh_S_H_S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1H1S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1H1S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1H1S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b01u, 0b10u)] uint size) // <H, S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x5E20B400; // SQDMULH B0, B0, B0 (RESERVED)
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-10 19:27:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Sqdmulh_V_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b01u, 0b10u)] uint size) // <4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E20B400; // SQDMULH V0.8B, V0.8B, V0.8B (RESERVED)
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-10 19:27:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Sqdmulh_V_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b01u, 0b10u)] uint size) // <8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E20B400; // SQDMULH V0.16B, V0.16B, V0.16B (RESERVED)
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-10 19:27:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQRDMULH <V><d>, <V><n>, <V><m>")]
|
|
|
|
public void Sqrdmulh_S_H_S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1H1S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1H1S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1H1S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b01u, 0b10u)] uint size) // <H, S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x7E20B400; // SQRDMULH B0, B0, B0 (RESERVED)
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-10 19:27:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQRDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Sqrdmulh_V_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b01u, 0b10u)] uint size) // <4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E20B400; // SQRDMULH V0.8B, V0.8B, V0.8B (RESERVED)
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-10 19:27:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQRDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Sqrdmulh_V_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b01u, 0b10u)] uint size) // <8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E20B400; // SQRDMULH V0.16B, V0.16B, V0.16B (RESERVED)
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-10 19:27:15 +02:00
|
|
|
}
|
|
|
|
|
2018-08-04 21:58:54 +02:00
|
|
|
[Test, Pairwise, Description("SQSUB <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sqsub_S_B_H_S_D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <B, H, S, D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x5E202C00; // SQSUB B0, B0, B0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sqsub_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E202C00; // SQSUB V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sqsub_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E202C00; // SQSUB V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
2018-08-27 08:44:01 +02:00
|
|
|
[Test, Pairwise, Description("SRHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Srhadd_V_8B_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E201400; // SRHADD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SRHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Srhadd_V_16B_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E201400; // SRHADD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
[Test, Pairwise, Description("SSUBL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Ssubl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E202000; // SSUBL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SSUBL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Ssubl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E202000; // SSUBL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
2018-07-19 02:06:28 +02:00
|
|
|
[Test, Pairwise, Description("SSUBW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Ssubw_V_8B8H8H_4H4S4S_2S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H8H, 4H4S4S, 2S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E203000; // SSUBW V0.8H, V0.8H, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SSUBW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Ssubw_V_16B8H8H_8H4S4S_4S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H8H, 8H4S4S, 4S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E203000; // SSUBW2 V0.8H, V0.8H, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("SUB <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sub_S_D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1D_")] [Random(RndCnt)] ulong B)
|
2018-04-20 17:40:15 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x7EE08400; // SUB D0, D0, D0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("SUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sub_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E208400; // SUB V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-05-12 01:10:27 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Sub_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E208400; // SUB V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SUBHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Subhn_V_8H8B_4S4H_2D2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H8B, 4S4H, 2D2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x0E206000; // SUBHN V0.8B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("SUBHN{2} <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Subhn_V_8H16B_4S8H_2D4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong B,
|
2018-04-20 17:40:15 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8H16B, 4S8H, 2D4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x4E206000; // SUBHN2 V0.16B, V0.8H, V0.8H
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-04-20 17:40:15 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-04-20 17:40:15 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("TRN1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Trn1_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E002800; // TRN1 V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("TRN1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Trn1_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E002800; // TRN1 V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("TRN2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Trn2_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E006800; // TRN2 V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("TRN2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Trn2_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E006800; // TRN2 V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("UABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uaba_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E207C00; // UABA V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-30 17:40:41 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uaba_V_16B_8H_4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E207C00; // UABA V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UABAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uabal_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E205000; // UABAL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UABAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uabal_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E205000; // UABAL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("UABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uabd_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E207400; // UABD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
2018-06-30 17:40:41 +02:00
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uabd_V_16B_8H_4S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-06-30 17:40:41 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E207400; // UABD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("UABDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uabdl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
2018-06-30 17:40:41 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x2E207000; // UABDL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-06-30 17:40:41 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("UABDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uabdl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
2018-06-30 17:40:41 +02:00
|
|
|
{
|
2018-07-15 05:53:26 +02:00
|
|
|
uint Opcode = 0x6E207000; // UABDL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
2018-06-30 17:40:41 +02:00
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-06-30 17:40:41 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-04-20 17:40:15 +02:00
|
|
|
}
|
2018-07-15 05:53:26 +02:00
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
[Test, Pairwise, Description("UADDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Uaddl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E200000; // UADDL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UADDL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Uaddl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E200000; // UADDL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
2018-07-19 02:06:28 +02:00
|
|
|
[Test, Pairwise, Description("UADDW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uaddw_V_8B8H8H_4H4S4S_2S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H8H, 4H4S4S, 2S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E201000; // UADDW V0.8H, V0.8H, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UADDW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uaddw_V_16B8H8H_8H4S4S_4S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H8H, 8H4S4S, 4S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E201000; // UADDW2 V0.8H, V0.8H, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
2018-08-27 08:44:01 +02:00
|
|
|
[Test, Pairwise, Description("UHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Uhadd_V_8B_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E200400; // UHADD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Uhadd_V_16B_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E200400; // UHADD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Uhsub_V_8B_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E202400; // UHSUB V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Uhsub_V_16B_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E202400; // UHSUB V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
[Test, Pairwise, Description("UMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Umlal_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E208000; // UMLAL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Umlal_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E208000; // UMLAL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Umlsl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E20A000; // UMLSL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UMLSL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Umlsl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E20A000; // UMLSL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
2018-08-04 21:58:54 +02:00
|
|
|
[Test, Pairwise, Description("UQADD <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uqadd_S_B_H_S_D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <B, H, S, D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x7E200C00; // UQADD B0, B0, B0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uqadd_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E200C00; // UQADD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uqadd_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E200C00; // UQADD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UQSUB <V><d>, <V><n>, <V><m>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uqsub_S_B_H_S_D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_1B1H1S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <B, H, S, D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x7E202C00; // UQSUB B0, B0, B0
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uqsub_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E202C00; // UQSUB V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uqsub_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-08-04 21:58:54 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E202C00; // UQSUB V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn(FpsrMask: FPSR.QC);
|
2018-08-04 21:58:54 +02:00
|
|
|
}
|
|
|
|
|
2018-08-27 08:44:01 +02:00
|
|
|
[Test, Pairwise, Description("URHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Urhadd_V_8B_4H_2S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E201400; // URHADD V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("URHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
|
|
|
public void Urhadd_V_16B_8H_4S([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B, 8H, 4S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E201400; // URHADD V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-08-27 08:44:01 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-08-27 08:44:01 +02:00
|
|
|
}
|
|
|
|
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
[Test, Pairwise, Description("USUBL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Usubl_V_8B8H_4H4S_2S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H, 4H4S, 2S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E202000; // USUBL V0.8H, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("USUBL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>")]
|
|
|
|
public void Usubl_V_16B8H_8H4S_4S2D([Values(0u)] uint Rd,
|
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H, 8H4S, 4S2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E202000; // USUBL2 V0.8H, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE1(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
|
2018-09-08 19:23:07 +02:00
|
|
|
CompareAgainstUnicorn();
|
Add Fcvtns_S, Fcvtns_V, Fcvtnu_S, Fcvtnu_V (AOpCodeSimd) FP & Umlal_V, Umlsl_V, Saddl_V, Ssubl_V, Usubl_V instructions; add 8 FP & 16 S/Umlal_V, S/Umlsl_V, S/Uaddl_V, S/Usubl_V Tests. (#390)
* Update AOpCodeTable.cs
* Update AInstEmitSimdCvt.cs
* Update Pseudocode.cs
* Update Instructions.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Update CpuTestSimd.cs
* Update AOpCodeTable.cs
* Update AInstEmitSimdArithmetic.cs
* Update Instructions.cs
* Update CpuTestSimdReg.cs
* Add QCFlagBit.
* Add QCFlagBit.
2018-09-01 16:52:51 +02:00
|
|
|
}
|
|
|
|
|
2018-07-19 02:06:28 +02:00
|
|
|
[Test, Pairwise, Description("USUBW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Usubw_V_8B8H8H_4H4S4S_2S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B8H8H, 4H4S4S, 2S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x2E203000; // USUBW V0.8H, V0.8H, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("USUBW{2} <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Usubw_V_16B8H8H_8H4S4S_4S2D2D([Values(0u)] uint Rd,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
2018-08-27 08:44:01 +02:00
|
|
|
[ValueSource("_4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
2018-07-19 02:06:28 +02:00
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <16B8H8H, 8H4S4S, 4S2D2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x6E203000; // USUBW2 V0.8H, V0.8H, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE1(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-19 02:06:28 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-19 02:06:28 +02:00
|
|
|
}
|
|
|
|
|
2018-07-15 05:53:26 +02:00
|
|
|
[Test, Pairwise, Description("UZP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uzp1_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E001800; // UZP1 V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UZP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uzp1_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E001800; // UZP1 V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UZP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uzp2_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E005800; // UZP2 V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("UZP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Uzp2_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E005800; // UZP2 V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ZIP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Zip1_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E003800; // ZIP1 V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ZIP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Zip1_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E003800; // ZIP1 V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ZIP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Zip2_V_8B_4H_2S([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u)] uint size) // <8B, 4H, 2S>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x0E007800; // ZIP2 V0.8B, V0.8B, V0.8B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0(A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0(B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
[Test, Pairwise, Description("ZIP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>")]
|
2018-08-10 19:27:15 +02:00
|
|
|
public void Zip2_V_16B_8H_4S_2D([Values(0u)] uint Rd,
|
2018-07-15 05:53:26 +02:00
|
|
|
[Values(1u, 0u)] uint Rn,
|
|
|
|
[Values(2u, 0u)] uint Rm,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong Z,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong A,
|
|
|
|
[ValueSource("_8B4H2S1D_")] [Random(RndCnt)] ulong B,
|
|
|
|
[Values(0b00u, 0b01u, 0b10u, 0b11u)] uint size) // <16B, 8H, 4S, 2D>
|
|
|
|
{
|
|
|
|
uint Opcode = 0x4E007800; // ZIP2 V0.16B, V0.16B, V0.16B
|
|
|
|
Opcode |= ((Rm & 31) << 16) | ((Rn & 31) << 5) | ((Rd & 31) << 0);
|
|
|
|
Opcode |= ((size & 3) << 22);
|
|
|
|
|
|
|
|
Vector128<float> V0 = MakeVectorE0E1(Z, Z);
|
|
|
|
Vector128<float> V1 = MakeVectorE0E1(A, A);
|
|
|
|
Vector128<float> V2 = MakeVectorE0E1(B, B);
|
|
|
|
|
2018-10-31 02:43:02 +01:00
|
|
|
CpuThreadState ThreadState = SingleOpcode(Opcode, V0: V0, V1: V1, V2: V2);
|
2018-07-15 05:53:26 +02:00
|
|
|
|
2018-09-01 16:24:05 +02:00
|
|
|
CompareAgainstUnicorn();
|
2018-07-15 05:53:26 +02:00
|
|
|
}
|
2018-04-20 17:40:15 +02:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
}
|