LDj3SNuD 262b5b8054 Add TRN1 & TRN2 (vector) instructions. Add 4 simple tests (4S, 8B). (#77) ... * Update AOpCodeTable.cs * Update AInstEmitSimdMove.cs * Update CpuTestSimdMove.cs * Update AInstEmitSimdMove.cs * Update CpuTestSimdMove.cs		2018-04-12 11:52:00 -03:00
..
Decoder
Events
Exceptions
Instruction	Add TRN1 & TRN2 (vector) instructions. Add 4 simple tests (4S, 8B). (#77)	2018-04-12 11:52:00 -03:00
Memory
State
Translation
ABitUtils.cs
AOpCodeTable.cs	Add TRN1 & TRN2 (vector) instructions. Add 4 simple tests (4S, 8B). (#77)	2018-04-12 11:52:00 -03:00
AOptimizations.cs
AThread.cs
ATranslatedSub.cs
ATranslatedSubType.cs
ATranslator.cs
ChocolArm64.csproj