mirror of
https://github.com/alsa-project/alsa-utils
synced 2025-01-05 00:06:43 +01:00
0c780e1fa0
- The SSC1 bits 21 and 20, TSRE and RSRE, do not exist. - The SSC0 bit 30 ACS does not exist. - The SSC0 bit 6 ECS does not exist but needs to be set, add note. - The MDIVXCTRL bits 20:21 MNDSS does not exist. Closes: https://github.com/alsa-project/alsa-utils/pull/276 Signed-off-by: Seppo Ingalsuo <seppo.ingalsuo@linux.intel.com> Signed-off-by: Jaroslav Kysela <perex@perex.cz> |
||
---|---|---|
.. | ||
dmic | ||
ssp | ||
dmic-nhlt.c | ||
dmic-nhlt.h | ||
intel-nhlt.c | ||
intel-nhlt.h | ||
ssp-nhlt.c | ||
ssp-nhlt.h |