[SPARC64]: Initial LDOM cpu hotplug support.
Only adding cpus is supports at the moment, removal
will come next.
When new cpus are configured, the machine description is
updated. When we get the configure request we pass in a
cpu mask of to-be-added cpus to the mdesc CPU node parser
so it only fetches information for those cpus. That code
also proceeds to update the SMT/multi-core scheduling bitmaps.
cpu_up() does all the work and we return the status back
over the DS channel.
CPUs via dr-cpu need to be booted straight out of the
hypervisor, and this requires:
1) A new trampoline mechanism. CPUs are booted straight
out of the hypervisor with MMU disabled and running in
physical addresses with no mappings installed in the TLB.
The new hvtramp.S code sets up the critical cpu state,
installs the locked TLB mappings for the kernel, and
turns the MMU on. It then proceeds to follow the logic
of the existing trampoline.S SMP cpu bringup code.
2) All calls into OBP have to be disallowed when domaining
is enabled. Since cpus boot straight into the kernel from
the hypervisor, OBP has no state about that cpu and therefore
cannot handle being invoked on that cpu.
Luckily it's only a handful of interfaces which can be called
after the OBP device tree is obtained. For example, rebooting,
halting, powering-off, and setting options node variables.
CPU removal support will require some infrastructure changes
here. Namely we'll have to process the requests via a true
kernel thread instead of in a workqueue. workqueues run on
a per-cpu thread, but when unconfiguring we might need to
force the thread to execute on another cpu if the current cpu
is the one being removed. Removal of a cpu also causes the kernel
to destroy that cpu's workqueue running thread.
Another issue on removal is that we may have interrupts still
pointing to the cpu-to-be-removed. So new code will be needed
to walk the active INO list and retarget those cpus as-needed.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-07-14 01:03:42 +02:00
|
|
|
/* hvtramp.S: Hypervisor start-cpu trampoline code.
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2007 David S. Miller <davem@davemloft.net>
|
|
|
|
|
*/
|
|
|
|
|
|
2008-02-21 07:22:16 +01:00
|
|
|
#include <linux/init.h>
|
|
|
|
|
|
[SPARC64]: Initial LDOM cpu hotplug support.
Only adding cpus is supports at the moment, removal
will come next.
When new cpus are configured, the machine description is
updated. When we get the configure request we pass in a
cpu mask of to-be-added cpus to the mdesc CPU node parser
so it only fetches information for those cpus. That code
also proceeds to update the SMT/multi-core scheduling bitmaps.
cpu_up() does all the work and we return the status back
over the DS channel.
CPUs via dr-cpu need to be booted straight out of the
hypervisor, and this requires:
1) A new trampoline mechanism. CPUs are booted straight
out of the hypervisor with MMU disabled and running in
physical addresses with no mappings installed in the TLB.
The new hvtramp.S code sets up the critical cpu state,
installs the locked TLB mappings for the kernel, and
turns the MMU on. It then proceeds to follow the logic
of the existing trampoline.S SMP cpu bringup code.
2) All calls into OBP have to be disallowed when domaining
is enabled. Since cpus boot straight into the kernel from
the hypervisor, OBP has no state about that cpu and therefore
cannot handle being invoked on that cpu.
Luckily it's only a handful of interfaces which can be called
after the OBP device tree is obtained. For example, rebooting,
halting, powering-off, and setting options node variables.
CPU removal support will require some infrastructure changes
here. Namely we'll have to process the requests via a true
kernel thread instead of in a workqueue. workqueues run on
a per-cpu thread, but when unconfiguring we might need to
force the thread to execute on another cpu if the current cpu
is the one being removed. Removal of a cpu also causes the kernel
to destroy that cpu's workqueue running thread.
Another issue on removal is that we may have interrupts still
pointing to the cpu-to-be-removed. So new code will be needed
to walk the active INO list and retarget those cpus as-needed.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-07-14 01:03:42 +02:00
|
|
|
#include <asm/thread_info.h>
|
|
|
|
|
#include <asm/hypervisor.h>
|
|
|
|
|
#include <asm/scratchpad.h>
|
|
|
|
|
#include <asm/spitfire.h>
|
|
|
|
|
#include <asm/hvtramp.h>
|
|
|
|
|
#include <asm/pstate.h>
|
|
|
|
|
#include <asm/ptrace.h>
|
2007-07-17 06:33:19 +02:00
|
|
|
#include <asm/head.h>
|
[SPARC64]: Initial LDOM cpu hotplug support.
Only adding cpus is supports at the moment, removal
will come next.
When new cpus are configured, the machine description is
updated. When we get the configure request we pass in a
cpu mask of to-be-added cpus to the mdesc CPU node parser
so it only fetches information for those cpus. That code
also proceeds to update the SMT/multi-core scheduling bitmaps.
cpu_up() does all the work and we return the status back
over the DS channel.
CPUs via dr-cpu need to be booted straight out of the
hypervisor, and this requires:
1) A new trampoline mechanism. CPUs are booted straight
out of the hypervisor with MMU disabled and running in
physical addresses with no mappings installed in the TLB.
The new hvtramp.S code sets up the critical cpu state,
installs the locked TLB mappings for the kernel, and
turns the MMU on. It then proceeds to follow the logic
of the existing trampoline.S SMP cpu bringup code.
2) All calls into OBP have to be disallowed when domaining
is enabled. Since cpus boot straight into the kernel from
the hypervisor, OBP has no state about that cpu and therefore
cannot handle being invoked on that cpu.
Luckily it's only a handful of interfaces which can be called
after the OBP device tree is obtained. For example, rebooting,
halting, powering-off, and setting options node variables.
CPU removal support will require some infrastructure changes
here. Namely we'll have to process the requests via a true
kernel thread instead of in a workqueue. workqueues run on
a per-cpu thread, but when unconfiguring we might need to
force the thread to execute on another cpu if the current cpu
is the one being removed. Removal of a cpu also causes the kernel
to destroy that cpu's workqueue running thread.
Another issue on removal is that we may have interrupts still
pointing to the cpu-to-be-removed. So new code will be needed
to walk the active INO list and retarget those cpus as-needed.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-07-14 01:03:42 +02:00
|
|
|
#include <asm/asi.h>
|
|
|
|
|
|
2008-02-21 07:22:16 +01:00
|
|
|
__CPUINIT
|
[SPARC64]: Initial LDOM cpu hotplug support.
Only adding cpus is supports at the moment, removal
will come next.
When new cpus are configured, the machine description is
updated. When we get the configure request we pass in a
cpu mask of to-be-added cpus to the mdesc CPU node parser
so it only fetches information for those cpus. That code
also proceeds to update the SMT/multi-core scheduling bitmaps.
cpu_up() does all the work and we return the status back
over the DS channel.
CPUs via dr-cpu need to be booted straight out of the
hypervisor, and this requires:
1) A new trampoline mechanism. CPUs are booted straight
out of the hypervisor with MMU disabled and running in
physical addresses with no mappings installed in the TLB.
The new hvtramp.S code sets up the critical cpu state,
installs the locked TLB mappings for the kernel, and
turns the MMU on. It then proceeds to follow the logic
of the existing trampoline.S SMP cpu bringup code.
2) All calls into OBP have to be disallowed when domaining
is enabled. Since cpus boot straight into the kernel from
the hypervisor, OBP has no state about that cpu and therefore
cannot handle being invoked on that cpu.
Luckily it's only a handful of interfaces which can be called
after the OBP device tree is obtained. For example, rebooting,
halting, powering-off, and setting options node variables.
CPU removal support will require some infrastructure changes
here. Namely we'll have to process the requests via a true
kernel thread instead of in a workqueue. workqueues run on
a per-cpu thread, but when unconfiguring we might need to
force the thread to execute on another cpu if the current cpu
is the one being removed. Removal of a cpu also causes the kernel
to destroy that cpu's workqueue running thread.
Another issue on removal is that we may have interrupts still
pointing to the cpu-to-be-removed. So new code will be needed
to walk the active INO list and retarget those cpus as-needed.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-07-14 01:03:42 +02:00
|
|
|
.align 8
|
|
|
|
|
.globl hv_cpu_startup, hv_cpu_startup_end
|
|
|
|
|
|
|
|
|
|
/* This code executes directly out of the hypervisor
|
|
|
|
|
* with physical addressing (va==pa). %o0 contains
|
|
|
|
|
* our client argument which for Linux points to
|
|
|
|
|
* a descriptor data structure which defines the
|
|
|
|
|
* MMU entries we need to load up.
|
|
|
|
|
*
|
|
|
|
|
* After we set things up we enable the MMU and call
|
|
|
|
|
* into the kernel.
|
|
|
|
|
*
|
|
|
|
|
* First setup basic privileged cpu state.
|
|
|
|
|
*/
|
|
|
|
|
hv_cpu_startup:
|
2007-07-17 06:33:19 +02:00
|
|
|
SET_GL(0)
|
[SPARC64]: Initial LDOM cpu hotplug support.
Only adding cpus is supports at the moment, removal
will come next.
When new cpus are configured, the machine description is
updated. When we get the configure request we pass in a
cpu mask of to-be-added cpus to the mdesc CPU node parser
so it only fetches information for those cpus. That code
also proceeds to update the SMT/multi-core scheduling bitmaps.
cpu_up() does all the work and we return the status back
over the DS channel.
CPUs via dr-cpu need to be booted straight out of the
hypervisor, and this requires:
1) A new trampoline mechanism. CPUs are booted straight
out of the hypervisor with MMU disabled and running in
physical addresses with no mappings installed in the TLB.
The new hvtramp.S code sets up the critical cpu state,
installs the locked TLB mappings for the kernel, and
turns the MMU on. It then proceeds to follow the logic
of the existing trampoline.S SMP cpu bringup code.
2) All calls into OBP have to be disallowed when domaining
is enabled. Since cpus boot straight into the kernel from
the hypervisor, OBP has no state about that cpu and therefore
cannot handle being invoked on that cpu.
Luckily it's only a handful of interfaces which can be called
after the OBP device tree is obtained. For example, rebooting,
halting, powering-off, and setting options node variables.
CPU removal support will require some infrastructure changes
here. Namely we'll have to process the requests via a true
kernel thread instead of in a workqueue. workqueues run on
a per-cpu thread, but when unconfiguring we might need to
force the thread to execute on another cpu if the current cpu
is the one being removed. Removal of a cpu also causes the kernel
to destroy that cpu's workqueue running thread.
Another issue on removal is that we may have interrupts still
pointing to the cpu-to-be-removed. So new code will be needed
to walk the active INO list and retarget those cpus as-needed.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-07-14 01:03:42 +02:00
|
|
|
wrpr %g0, 15, %pil
|
|
|
|
|
wrpr %g0, 0, %canrestore
|
|
|
|
|
wrpr %g0, 0, %otherwin
|
|
|
|
|
wrpr %g0, 6, %cansave
|
|
|
|
|
wrpr %g0, 6, %cleanwin
|
|
|
|
|
wrpr %g0, 0, %cwp
|
|
|
|
|
wrpr %g0, 0, %wstate
|
|
|
|
|
wrpr %g0, 0, %tl
|
|
|
|
|
|
|
|
|
|
sethi %hi(sparc64_ttable_tl0), %g1
|
|
|
|
|
wrpr %g1, %tba
|
|
|
|
|
|
|
|
|
|
mov %o0, %l0
|
|
|
|
|
|
|
|
|
|
lduw [%l0 + HVTRAMP_DESCR_CPU], %g1
|
|
|
|
|
mov SCRATCHPAD_CPUID, %g2
|
|
|
|
|
stxa %g1, [%g2] ASI_SCRATCHPAD
|
|
|
|
|
|
|
|
|
|
ldx [%l0 + HVTRAMP_DESCR_FAULT_INFO_VA], %g2
|
|
|
|
|
stxa %g2, [%g0] ASI_SCRATCHPAD
|
|
|
|
|
|
|
|
|
|
mov 0, %l1
|
|
|
|
|
lduw [%l0 + HVTRAMP_DESCR_NUM_MAPPINGS], %l2
|
|
|
|
|
add %l0, HVTRAMP_DESCR_MAPS, %l3
|
|
|
|
|
|
|
|
|
|
1: ldx [%l3 + HVTRAMP_MAPPING_VADDR], %o0
|
|
|
|
|
clr %o1
|
|
|
|
|
ldx [%l3 + HVTRAMP_MAPPING_TTE], %o2
|
|
|
|
|
mov HV_MMU_IMMU | HV_MMU_DMMU, %o3
|
|
|
|
|
mov HV_FAST_MMU_MAP_PERM_ADDR, %o5
|
|
|
|
|
ta HV_FAST_TRAP
|
|
|
|
|
|
|
|
|
|
brnz,pn %o0, 80f
|
|
|
|
|
nop
|
|
|
|
|
|
|
|
|
|
add %l1, 1, %l1
|
|
|
|
|
cmp %l1, %l2
|
|
|
|
|
blt,a,pt %xcc, 1b
|
|
|
|
|
add %l3, HVTRAMP_MAPPING_SIZE, %l3
|
|
|
|
|
|
|
|
|
|
ldx [%l0 + HVTRAMP_DESCR_FAULT_INFO_PA], %o0
|
|
|
|
|
mov HV_FAST_MMU_FAULT_AREA_CONF, %o5
|
|
|
|
|
ta HV_FAST_TRAP
|
|
|
|
|
|
|
|
|
|
brnz,pn %o0, 80f
|
|
|
|
|
nop
|
|
|
|
|
|
|
|
|
|
wrpr %g0, (PSTATE_PRIV | PSTATE_PEF), %pstate
|
|
|
|
|
|
|
|
|
|
ldx [%l0 + HVTRAMP_DESCR_THREAD_REG], %l6
|
|
|
|
|
|
|
|
|
|
mov 1, %o0
|
|
|
|
|
set 1f, %o1
|
|
|
|
|
mov HV_FAST_MMU_ENABLE, %o5
|
|
|
|
|
ta HV_FAST_TRAP
|
|
|
|
|
|
|
|
|
|
ba,pt %xcc, 80f
|
|
|
|
|
nop
|
|
|
|
|
|
|
|
|
|
1:
|
|
|
|
|
wr %g0, 0, %fprs
|
|
|
|
|
wr %g0, ASI_P, %asi
|
|
|
|
|
|
|
|
|
|
mov PRIMARY_CONTEXT, %g7
|
|
|
|
|
stxa %g0, [%g7] ASI_MMU
|
|
|
|
|
membar #Sync
|
|
|
|
|
|
|
|
|
|
mov SECONDARY_CONTEXT, %g7
|
|
|
|
|
stxa %g0, [%g7] ASI_MMU
|
|
|
|
|
membar #Sync
|
|
|
|
|
|
|
|
|
|
mov %l6, %g6
|
|
|
|
|
ldx [%g6 + TI_TASK], %g4
|
|
|
|
|
|
|
|
|
|
mov 1, %g5
|
|
|
|
|
sllx %g5, THREAD_SHIFT, %g5
|
|
|
|
|
sub %g5, (STACKFRAME_SZ + STACK_BIAS), %g5
|
|
|
|
|
add %g6, %g5, %sp
|
|
|
|
|
mov 0, %fp
|
|
|
|
|
|
|
|
|
|
call init_irqwork_curcpu
|
|
|
|
|
nop
|
|
|
|
|
call hard_smp_processor_id
|
|
|
|
|
nop
|
|
|
|
|
|
2007-08-09 02:32:33 +02:00
|
|
|
call sun4v_register_mondo_queues
|
|
|
|
|
nop
|
[SPARC64]: Initial LDOM cpu hotplug support.
Only adding cpus is supports at the moment, removal
will come next.
When new cpus are configured, the machine description is
updated. When we get the configure request we pass in a
cpu mask of to-be-added cpus to the mdesc CPU node parser
so it only fetches information for those cpus. That code
also proceeds to update the SMT/multi-core scheduling bitmaps.
cpu_up() does all the work and we return the status back
over the DS channel.
CPUs via dr-cpu need to be booted straight out of the
hypervisor, and this requires:
1) A new trampoline mechanism. CPUs are booted straight
out of the hypervisor with MMU disabled and running in
physical addresses with no mappings installed in the TLB.
The new hvtramp.S code sets up the critical cpu state,
installs the locked TLB mappings for the kernel, and
turns the MMU on. It then proceeds to follow the logic
of the existing trampoline.S SMP cpu bringup code.
2) All calls into OBP have to be disallowed when domaining
is enabled. Since cpus boot straight into the kernel from
the hypervisor, OBP has no state about that cpu and therefore
cannot handle being invoked on that cpu.
Luckily it's only a handful of interfaces which can be called
after the OBP device tree is obtained. For example, rebooting,
halting, powering-off, and setting options node variables.
CPU removal support will require some infrastructure changes
here. Namely we'll have to process the requests via a true
kernel thread instead of in a workqueue. workqueues run on
a per-cpu thread, but when unconfiguring we might need to
force the thread to execute on another cpu if the current cpu
is the one being removed. Removal of a cpu also causes the kernel
to destroy that cpu's workqueue running thread.
Another issue on removal is that we may have interrupts still
pointing to the cpu-to-be-removed. So new code will be needed
to walk the active INO list and retarget those cpus as-needed.
Signed-off-by: David S. Miller <davem@davemloft.net>
2007-07-14 01:03:42 +02:00
|
|
|
|
|
|
|
|
call init_cur_cpu_trap
|
|
|
|
|
mov %g6, %o0
|
|
|
|
|
|
|
|
|
|
wrpr %g0, (PSTATE_PRIV | PSTATE_PEF | PSTATE_IE), %pstate
|
|
|
|
|
|
|
|
|
|
call smp_callin
|
|
|
|
|
nop
|
|
|
|
|
call cpu_idle
|
|
|
|
|
mov 0, %o0
|
|
|
|
|
call cpu_panic
|
|
|
|
|
nop
|
|
|
|
|
|
|
|
|
|
80: ba,pt %xcc, 80b
|
|
|
|
|
nop
|
|
|
|
|
|
|
|
|
|
.align 8
|
|
|
|
|
hv_cpu_startup_end:
|
