190 lines
6 KiB
C
190 lines
6 KiB
C
|
/*
|
||
|
|
* Copyright (c) by Jaroslav Kysela <perex@suse.cz>
|
||
|
|
* Creative Labs, Inc.
|
||
|
|
* Routines for IRQ control of EMU10K1 chips
|
||
|
|
*
|
||
|
|
* BUGS:
|
||
|
|
* --
|
||
|
|
*
|
||
|
|
* TODO:
|
||
|
|
* --
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <sound/driver.h>
|
||
|
|
#include <linux/time.h>
|
||
|
|
#include <sound/core.h>
|
||
|
|
#include <sound/emu10k1.h>
|
||
|
|
|
||
|
|
irqreturn_t snd_emu10k1_interrupt(int irq, void *dev_id, struct pt_regs *regs)
|
||
|
|
{
|
||
|
|
emu10k1_t *emu = dev_id;
|
||
|
|
unsigned int status, status2, orig_status, orig_status2;
|
||
|
|
int handled = 0;
|
||
|
|
|
||
|
|
while ((status = inl(emu->port + IPR)) != 0) {
|
||
|
|
// printk("irq - status = 0x%x\n", status);
|
||
|
|
orig_status = status;
|
||
|
|
handled = 1;
|
||
|
|
if (status & IPR_PCIERROR) {
|
||
|
|
snd_printk("interrupt: PCI error\n");
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_PCIERRORENABLE);
|
||
|
|
status &= ~IPR_PCIERROR;
|
||
|
|
}
|
||
|
|
if (status & (IPR_VOLINCR|IPR_VOLDECR|IPR_MUTE)) {
|
||
|
|
if (emu->hwvol_interrupt)
|
||
|
|
emu->hwvol_interrupt(emu, status);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_VOLINCRENABLE|INTE_VOLDECRENABLE|INTE_MUTEENABLE);
|
||
|
|
status &= ~(IPR_VOLINCR|IPR_VOLDECR|IPR_MUTE);
|
||
|
|
}
|
||
|
|
if (status & IPR_CHANNELLOOP) {
|
||
|
|
int voice;
|
||
|
|
int voice_max = status & IPR_CHANNELNUMBERMASK;
|
||
|
|
u32 val;
|
||
|
|
emu10k1_voice_t *pvoice = emu->voices;
|
||
|
|
|
||
|
|
val = snd_emu10k1_ptr_read(emu, CLIPL, 0);
|
||
|
|
for (voice = 0; voice <= voice_max; voice++) {
|
||
|
|
if (voice == 0x20)
|
||
|
|
val = snd_emu10k1_ptr_read(emu, CLIPH, 0);
|
||
|
|
if (val & 1) {
|
||
|
|
if (pvoice->use && pvoice->interrupt != NULL) {
|
||
|
|
pvoice->interrupt(emu, pvoice);
|
||
|
|
snd_emu10k1_voice_intr_ack(emu, voice);
|
||
|
|
} else {
|
||
|
|
snd_emu10k1_voice_intr_disable(emu, voice);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
val >>= 1;
|
||
|
|
pvoice++;
|
||
|
|
}
|
||
|
|
val = snd_emu10k1_ptr_read(emu, HLIPL, 0);
|
||
|
|
for (voice = 0; voice <= voice_max; voice++) {
|
||
|
|
if (voice == 0x20)
|
||
|
|
val = snd_emu10k1_ptr_read(emu, HLIPH, 0);
|
||
|
|
if (val & 1) {
|
||
|
|
if (pvoice->use && pvoice->interrupt != NULL) {
|
||
|
|
pvoice->interrupt(emu, pvoice);
|
||
|
|
snd_emu10k1_voice_half_loop_intr_ack(emu, voice);
|
||
|
|
} else {
|
||
|
|
snd_emu10k1_voice_half_loop_intr_disable(emu, voice);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
val >>= 1;
|
||
|
|
pvoice++;
|
||
|
|
}
|
||
|
|
status &= ~IPR_CHANNELLOOP;
|
||
|
|
}
|
||
|
|
status &= ~IPR_CHANNELNUMBERMASK;
|
||
|
|
if (status & (IPR_ADCBUFFULL|IPR_ADCBUFHALFFULL)) {
|
||
|
|
if (emu->capture_interrupt)
|
||
|
|
emu->capture_interrupt(emu, status);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_ADCBUFENABLE);
|
||
|
|
status &= ~(IPR_ADCBUFFULL|IPR_ADCBUFHALFFULL);
|
||
|
|
}
|
||
|
|
if (status & (IPR_MICBUFFULL|IPR_MICBUFHALFFULL)) {
|
||
|
|
if (emu->capture_mic_interrupt)
|
||
|
|
emu->capture_mic_interrupt(emu, status);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_MICBUFENABLE);
|
||
|
|
status &= ~(IPR_MICBUFFULL|IPR_MICBUFHALFFULL);
|
||
|
|
}
|
||
|
|
if (status & (IPR_EFXBUFFULL|IPR_EFXBUFHALFFULL)) {
|
||
|
|
if (emu->capture_efx_interrupt)
|
||
|
|
emu->capture_efx_interrupt(emu, status);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_EFXBUFENABLE);
|
||
|
|
status &= ~(IPR_EFXBUFFULL|IPR_EFXBUFHALFFULL);
|
||
|
|
}
|
||
|
|
if (status & (IPR_MIDITRANSBUFEMPTY|IPR_MIDIRECVBUFEMPTY)) {
|
||
|
|
if (emu->midi.interrupt)
|
||
|
|
emu->midi.interrupt(emu, status);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_MIDITXENABLE|INTE_MIDIRXENABLE);
|
||
|
|
status &= ~(IPR_MIDITRANSBUFEMPTY|IPR_MIDIRECVBUFEMPTY);
|
||
|
|
}
|
||
|
|
if (status & (IPR_A_MIDITRANSBUFEMPTY2|IPR_A_MIDIRECVBUFEMPTY2)) {
|
||
|
|
if (emu->midi2.interrupt)
|
||
|
|
emu->midi2.interrupt(emu, status);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_A_MIDITXENABLE2|INTE_A_MIDIRXENABLE2);
|
||
|
|
status &= ~(IPR_A_MIDITRANSBUFEMPTY2|IPR_A_MIDIRECVBUFEMPTY2);
|
||
|
|
}
|
||
|
|
if (status & IPR_INTERVALTIMER) {
|
||
|
|
if (emu->timer)
|
||
|
|
snd_timer_interrupt(emu->timer, emu->timer->sticks);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_INTERVALTIMERENB);
|
||
|
|
status &= ~IPR_INTERVALTIMER;
|
||
|
|
}
|
||
|
|
if (status & (IPR_GPSPDIFSTATUSCHANGE|IPR_CDROMSTATUSCHANGE)) {
|
||
|
|
if (emu->spdif_interrupt)
|
||
|
|
emu->spdif_interrupt(emu, status);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_GPSPDIFENABLE|INTE_CDSPDIFENABLE);
|
||
|
|
status &= ~(IPR_GPSPDIFSTATUSCHANGE|IPR_CDROMSTATUSCHANGE);
|
||
|
|
}
|
||
|
|
if (status & IPR_FXDSP) {
|
||
|
|
if (emu->dsp_interrupt)
|
||
|
|
emu->dsp_interrupt(emu);
|
||
|
|
else
|
||
|
|
snd_emu10k1_intr_disable(emu, INTE_FXDSPENABLE);
|
||
|
|
status &= ~IPR_FXDSP;
|
||
|
|
}
|
||
|
|
if (status) {
|
||
|
|
unsigned int bits;
|
||
|
|
//snd_printk(KERN_ERR "emu10k1: unhandled interrupt: 0x%08x\n", status);
|
||
|
|
//make sure any interrupts we don't handle are disabled:
|
||
|
|
bits = INTE_FXDSPENABLE |
|
||
|
|
INTE_PCIERRORENABLE |
|
||
|
|
INTE_VOLINCRENABLE |
|
||
|
|
INTE_VOLDECRENABLE |
|
||
|
|
INTE_MUTEENABLE |
|
||
|
|
INTE_MICBUFENABLE |
|
||
|
|
INTE_ADCBUFENABLE |
|
||
|
|
INTE_EFXBUFENABLE |
|
||
|
|
INTE_GPSPDIFENABLE |
|
||
|
|
INTE_CDSPDIFENABLE |
|
||
|
|
INTE_INTERVALTIMERENB |
|
||
|
|
INTE_MIDITXENABLE |
|
||
|
|
INTE_MIDIRXENABLE;
|
||
|
|
if (emu->audigy)
|
||
|
|
bits |= INTE_A_MIDITXENABLE2 | INTE_A_MIDIRXENABLE2;
|
||
|
|
snd_emu10k1_intr_disable(emu, bits);
|
||
|
|
}
|
||
|
|
outl(orig_status, emu->port + IPR); /* ack all */
|
||
|
|
}
|
||
|
|
if (emu->audigy && emu->revision == 4) { /* P16V */
|
||
|
|
while ((status2 = inl(emu->port + IPR2)) != 0) {
|
||
|
|
u32 mask = INTE2_PLAYBACK_CH_0_LOOP; /* Full Loop */
|
||
|
|
emu10k1_voice_t *pvoice = &(emu->p16v_voices[0]);
|
||
|
|
orig_status2 = status2;
|
||
|
|
if(status2 & mask) {
|
||
|
|
if(pvoice->use) {
|
||
|
|
snd_pcm_period_elapsed(pvoice->epcm->substream);
|
||
|
|
} else {
|
||
|
|
snd_printk(KERN_ERR "p16v: status: 0x%08x, mask=0x%08x, pvoice=%p, use=%d\n", status2, mask, pvoice, pvoice->use);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
outl(orig_status2, emu->port + IPR2); /* ack all */
|
||
|
|
}
|
||
|
|
}
|
||
|
|
return IRQ_RETVAL(handled);
|
||
|
|
}
|