49 lines
1 KiB
C
49 lines
1 KiB
C
|
/*
|
||
|
|
* include/asm-arm/arch-s3c2410/system.h
|
||
|
|
*
|
||
|
|
* Copyright (C) 2006 Simtec Electronics
|
||
|
|
* Ben Dooks <ben@simtec.co.uk>
|
||
|
|
*
|
||
|
|
* KS8695 - System function defines and includes
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ASM_ARCH_SYSTEM_H
|
||
|
|
#define __ASM_ARCH_SYSTEM_H
|
||
|
|
|
||
|
|
#include <asm/io.h>
|
||
|
|
#include <asm/arch/regs-timer.h>
|
||
|
|
|
||
|
|
static void arch_idle(void)
|
||
|
|
{
|
||
|
|
/*
|
||
|
|
* This should do all the clock switching
|
||
|
|
* and wait for interrupt tricks,
|
||
|
|
*/
|
||
|
|
cpu_do_idle();
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
static void arch_reset(char mode)
|
||
|
|
{
|
||
|
|
unsigned int reg;
|
||
|
|
|
||
|
|
if (mode == 's')
|
||
|
|
cpu_reset(0);
|
||
|
|
|
||
|
|
/* disable timer0 */
|
||
|
|
reg = __raw_readl(KS8695_TMR_VA + KS8695_TMCON);
|
||
|
|
__raw_writel(reg & ~TMCON_T0EN, KS8695_TMR_VA + KS8695_TMCON);
|
||
|
|
|
||
|
|
/* enable watchdog mode */
|
||
|
|
__raw_writel((10 << 8) | T0TC_WATCHDOG, KS8695_TMR_VA + KS8695_T0TC);
|
||
|
|
|
||
|
|
/* re-enable timer0 */
|
||
|
|
__raw_writel(reg | TMCON_T0EN, KS8695_TMR_VA + KS8695_TMCON);
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif
|