fc4effc7a9
A framebuffer driver for the display controller in AMD Geode GX processors (Geode GX533, Geode GX500 etc.). Tested at 640x480, 800x600, 1024x768 and 1280x1024 at 8, 16, and 24 bpp with both CRT and TFT. No accelerated features currently implemented and compression remains disabled. This driver requires that the BIOS (or the SoftVG/Firmbase code in the BIOS) has created an appropriate virtual PCI header. Signed-off-by: David Vrabel <dvrabel@arcom.com> Signed-off-by: Antonino Daplas <adaplas@pol.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
47 lines
1.5 KiB
C
47 lines
1.5 KiB
C
/*
|
|
* Geode GX video device
|
|
*
|
|
* Copyright (C) 2006 Arcom Control Systems Ltd.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
#ifndef __VIDEO_GX_H__
|
|
#define __VIDEO_GX_H__
|
|
|
|
extern struct geode_vid_ops gx_vid_ops;
|
|
|
|
/* Geode GX video processor registers */
|
|
|
|
#define GX_DCFG 0x0008
|
|
# define GX_DCFG_CRT_EN 0x00000001
|
|
# define GX_DCFG_HSYNC_EN 0x00000002
|
|
# define GX_DCFG_VSYNC_EN 0x00000004
|
|
# define GX_DCFG_DAC_BL_EN 0x00000008
|
|
# define GX_DCFG_CRT_HSYNC_POL 0x00000100
|
|
# define GX_DCFG_CRT_VSYNC_POL 0x00000200
|
|
# define GX_DCFG_CRT_SYNC_SKW_MASK 0x0001C000
|
|
# define GX_DCFG_CRT_SYNC_SKW_DFLT 0x00010000
|
|
# define GX_DCFG_VG_CK 0x00100000
|
|
# define GX_DCFG_GV_GAM 0x00200000
|
|
# define GX_DCFG_DAC_VREF 0x04000000
|
|
|
|
/* Geode GX flat panel display control registers */
|
|
#define GX_FP_PM 0x410
|
|
# define GX_FP_PM_P 0x01000000
|
|
|
|
/* Geode GX clock control MSRs */
|
|
|
|
#define MSR_GLCP_SYS_RSTPLL 0x4c000014
|
|
# define MSR_GLCP_SYS_RSTPLL_DOTPREDIV2 (0x0000000000000002ull)
|
|
# define MSR_GLCP_SYS_RSTPLL_DOTPREMULT2 (0x0000000000000004ull)
|
|
# define MSR_GLCP_SYS_RSTPLL_DOTPOSTDIV3 (0x0000000000000008ull)
|
|
|
|
#define MSR_GLCP_DOTPLL 0x4c000015
|
|
# define MSR_GLCP_DOTPLL_DOTRESET (0x0000000000000001ull)
|
|
# define MSR_GLCP_DOTPLL_BYPASS (0x0000000000008000ull)
|
|
# define MSR_GLCP_DOTPLL_LOCK (0x0000000002000000ull)
|
|
|
|
#endif /* !__VIDEO_GX_H__ */
|