1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
173 lines
4.5 KiB
C
173 lines
4.5 KiB
C
/*
|
|
* drivers/mtd/nand/spia.c
|
|
*
|
|
* Copyright (C) 2000 Steven J. Hill (sjhill@realitydiluted.com)
|
|
*
|
|
*
|
|
* 10-29-2001 TG change to support hardwarespecific access
|
|
* to controllines (due to change in nand.c)
|
|
* page_cache added
|
|
*
|
|
* $Id: spia.c,v 1.24 2004/11/04 12:53:10 gleixner Exp $
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* Overview:
|
|
* This is a device driver for the NAND flash device found on the
|
|
* SPIA board which utilizes the Toshiba TC58V64AFT part. This is
|
|
* a 64Mibit (8MiB x 8 bits) NAND flash device.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/module.h>
|
|
#include <linux/mtd/mtd.h>
|
|
#include <linux/mtd/nand.h>
|
|
#include <linux/mtd/partitions.h>
|
|
#include <asm/io.h>
|
|
|
|
/*
|
|
* MTD structure for SPIA board
|
|
*/
|
|
static struct mtd_info *spia_mtd = NULL;
|
|
|
|
/*
|
|
* Values specific to the SPIA board (used with EP7212 processor)
|
|
*/
|
|
#define SPIA_IO_BASE 0xd0000000 /* Start of EP7212 IO address space */
|
|
#define SPIA_FIO_BASE 0xf0000000 /* Address where flash is mapped */
|
|
#define SPIA_PEDR 0x0080 /*
|
|
* IO offset to Port E data register
|
|
* where the CLE, ALE and NCE pins
|
|
* are wired to.
|
|
*/
|
|
#define SPIA_PEDDR 0x00c0 /*
|
|
* IO offset to Port E data direction
|
|
* register so we can control the IO
|
|
* lines.
|
|
*/
|
|
|
|
/*
|
|
* Module stuff
|
|
*/
|
|
|
|
static int spia_io_base = SPIA_IO_BASE;
|
|
static int spia_fio_base = SPIA_FIO_BASE;
|
|
static int spia_pedr = SPIA_PEDR;
|
|
static int spia_peddr = SPIA_PEDDR;
|
|
|
|
module_param(spia_io_base, int, 0);
|
|
module_param(spia_fio_base, int, 0);
|
|
module_param(spia_pedr, int, 0);
|
|
module_param(spia_peddr, int, 0);
|
|
|
|
/*
|
|
* Define partitions for flash device
|
|
*/
|
|
const static struct mtd_partition partition_info[] = {
|
|
{
|
|
.name = "SPIA flash partition 1",
|
|
.offset = 0,
|
|
.size = 2*1024*1024
|
|
},
|
|
{
|
|
.name = "SPIA flash partition 2",
|
|
.offset = 2*1024*1024,
|
|
.size = 6*1024*1024
|
|
}
|
|
};
|
|
#define NUM_PARTITIONS 2
|
|
|
|
|
|
/*
|
|
* hardware specific access to control-lines
|
|
*/
|
|
static void spia_hwcontrol(struct mtd_info *mtd, int cmd){
|
|
|
|
switch(cmd){
|
|
|
|
case NAND_CTL_SETCLE: (*(volatile unsigned char *) (spia_io_base + spia_pedr)) |= 0x01; break;
|
|
case NAND_CTL_CLRCLE: (*(volatile unsigned char *) (spia_io_base + spia_pedr)) &= ~0x01; break;
|
|
|
|
case NAND_CTL_SETALE: (*(volatile unsigned char *) (spia_io_base + spia_pedr)) |= 0x02; break;
|
|
case NAND_CTL_CLRALE: (*(volatile unsigned char *) (spia_io_base + spia_pedr)) &= ~0x02; break;
|
|
|
|
case NAND_CTL_SETNCE: (*(volatile unsigned char *) (spia_io_base + spia_pedr)) &= ~0x04; break;
|
|
case NAND_CTL_CLRNCE: (*(volatile unsigned char *) (spia_io_base + spia_pedr)) |= 0x04; break;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Main initialization routine
|
|
*/
|
|
int __init spia_init (void)
|
|
{
|
|
struct nand_chip *this;
|
|
|
|
/* Allocate memory for MTD device structure and private data */
|
|
spia_mtd = kmalloc (sizeof(struct mtd_info) + sizeof (struct nand_chip),
|
|
GFP_KERNEL);
|
|
if (!spia_mtd) {
|
|
printk ("Unable to allocate SPIA NAND MTD device structure.\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
/* Get pointer to private data */
|
|
this = (struct nand_chip *) (&spia_mtd[1]);
|
|
|
|
/* Initialize structures */
|
|
memset((char *) spia_mtd, 0, sizeof(struct mtd_info));
|
|
memset((char *) this, 0, sizeof(struct nand_chip));
|
|
|
|
/* Link the private data with the MTD structure */
|
|
spia_mtd->priv = this;
|
|
|
|
/*
|
|
* Set GPIO Port E control register so that the pins are configured
|
|
* to be outputs for controlling the NAND flash.
|
|
*/
|
|
(*(volatile unsigned char *) (spia_io_base + spia_peddr)) = 0x07;
|
|
|
|
/* Set address of NAND IO lines */
|
|
this->IO_ADDR_R = (void __iomem *) spia_fio_base;
|
|
this->IO_ADDR_W = (void __iomem *) spia_fio_base;
|
|
/* Set address of hardware control function */
|
|
this->hwcontrol = spia_hwcontrol;
|
|
/* 15 us command delay time */
|
|
this->chip_delay = 15;
|
|
|
|
/* Scan to find existence of the device */
|
|
if (nand_scan (spia_mtd, 1)) {
|
|
kfree (spia_mtd);
|
|
return -ENXIO;
|
|
}
|
|
|
|
/* Register the partitions */
|
|
add_mtd_partitions(spia_mtd, partition_info, NUM_PARTITIONS);
|
|
|
|
/* Return happy */
|
|
return 0;
|
|
}
|
|
module_init(spia_init);
|
|
|
|
/*
|
|
* Clean up routine
|
|
*/
|
|
#ifdef MODULE
|
|
static void __exit spia_cleanup (void)
|
|
{
|
|
/* Release resources, unregister device */
|
|
nand_release (spia_mtd);
|
|
|
|
/* Free the MTD device structure */
|
|
kfree (spia_mtd);
|
|
}
|
|
module_exit(spia_cleanup);
|
|
#endif
|
|
|
|
MODULE_LICENSE("GPL");
|
|
MODULE_AUTHOR("Steven J. Hill <sjhill@realitydiluted.com");
|
|
MODULE_DESCRIPTION("Board-specific glue layer for NAND flash on SPIA board");
|