44d0a87995
This patch adds ALSA SoC support for TI TLV320AIC3X audio codecs.
The features that are supported:
o Capture/Playback/Bypass.
o 16/20/24/32 bit audio.
o 8k - 96k sample rates.
o codec master only mode
o DAPM.
Signed-off-by: Vladimir Barinov <vbarinov@ru.mvista.com>
Signed-off-by: Takashi Iwai <tiwai@suse.de>
Signed-off-by: Jaroslav Kysela <perex@perex.cz>
42 lines
934 B
Text
42 lines
934 B
Text
config SND_SOC_AC97_CODEC
|
|
tristate
|
|
depends on SND_SOC
|
|
|
|
config SND_SOC_WM8731
|
|
tristate
|
|
depends on SND_SOC
|
|
|
|
config SND_SOC_WM8750
|
|
tristate
|
|
depends on SND_SOC
|
|
|
|
config SND_SOC_WM8753
|
|
tristate
|
|
depends on SND_SOC
|
|
|
|
config SND_SOC_WM9712
|
|
tristate
|
|
depends on SND_SOC
|
|
|
|
# Cirrus Logic CS4270 Codec
|
|
config SND_SOC_CS4270
|
|
tristate
|
|
depends on SND_SOC
|
|
|
|
# Cirrus Logic CS4270 Codec Hardware Mute Support
|
|
# Select if you have external muting circuitry attached to your CS4270.
|
|
config SND_SOC_CS4270_HWMUTE
|
|
bool
|
|
depends on SND_SOC_CS4270
|
|
|
|
# Cirrus Logic CS4270 Codec VD = 3.3V Errata
|
|
# Select if you are affected by the errata where the part will not function
|
|
# if MCLK divide-by-1.5 is selected and VD is set to 3.3V. The driver will
|
|
# not select any sample rates that require MCLK to be divided by 1.5.
|
|
config SND_SOC_CS4270_VD33_ERRATA
|
|
bool
|
|
depends on SND_SOC_CS4270
|
|
|
|
config SND_SOC_TLV320AIC3X
|
|
tristate
|
|
depends on SND_SOC && I2C
|