android_kernel_motorola_sm6225/include/asm-mips/sni.h
Thomas Bogendoerfer 4a0312fca6 [MIPS] Support SNI RM200C SNI in big endian mode and R5000 processors.
Added support for RM200C machines with big endian firmware
Added support for RM200-C40 (R5000 support)
    
Signed-off-by: Florian Lohoff <flo@rfc822.org>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2006-06-19 17:39:24 +01:00

104 lines
2.8 KiB
C

/*
* SNI specific definitions
*
* This file is subject to the terms and conditions of the GNU General Public
* License. See the file "COPYING" in the main directory of this archive
* for more details.
*
* Copyright (C) 1997, 1998 by Ralf Baechle
*/
#ifndef __ASM_SNI_H
#define __ASM_SNI_H
#define SNI_PORT_BASE 0xb4000000
/*
* ASIC PCI registers for little endian configuration.
*/
#define PCIMT_UCONF 0xbfff0000
#define PCIMT_IOADTIMEOUT2 0xbfff0008
#define PCIMT_IOMEMCONF 0xbfff0010
#define PCIMT_IOMMU 0xbfff0018
#define PCIMT_IOADTIMEOUT1 0xbfff0020
#define PCIMT_DMAACCESS 0xbfff0028
#define PCIMT_DMAHIT 0xbfff0030
#define PCIMT_ERRSTATUS 0xbfff0038
#define PCIMT_ERRADDR 0xbfff0040
#define PCIMT_SYNDROME 0xbfff0048
#define PCIMT_ITPEND 0xbfff0050
#define IT_INT2 0x01
#define IT_INTD 0x02
#define IT_INTC 0x04
#define IT_INTB 0x08
#define IT_INTA 0x10
#define IT_EISA 0x20
#define IT_SCSI 0x40
#define IT_ETH 0x80
#define PCIMT_IRQSEL 0xbfff0058
#define PCIMT_TESTMEM 0xbfff0060
#define PCIMT_ECCREG 0xbfff0068
#define PCIMT_CONFIG_ADDRESS 0xbfff0070
#define PCIMT_ASIC_ID 0xbfff0078 /* read */
#define PCIMT_SOFT_RESET 0xbfff0078 /* write */
#define PCIMT_PIA_OE 0xbfff0080
#define PCIMT_PIA_DATAOUT 0xbfff0088
#define PCIMT_PIA_DATAIN 0xbfff0090
#define PCIMT_CACHECONF 0xbfff0098
#define PCIMT_INVSPACE 0xbfff00a0
#define PCIMT_PCI_CONF 0xbfff0100
/*
* Data port for the PCI bus in IO space
*/
#define PCIMT_CONFIG_DATA 0x0cfc
/*
* Board specific registers
*/
#define PCIMT_CSMSR 0xbfd00000
#define PCIMT_CSSWITCH 0xbfd10000
#define PCIMT_CSITPEND 0xbfd20000
#define PCIMT_AUTO_PO_EN 0xbfd30000
#define PCIMT_CLR_TEMP 0xbfd40000
#define PCIMT_AUTO_PO_DIS 0xbfd50000
#define PCIMT_EXMSR 0xbfd60000
#define PCIMT_UNUSED1 0xbfd70000
#define PCIMT_CSWCSM 0xbfd80000
#define PCIMT_UNUSED2 0xbfd90000
#define PCIMT_CSLED 0xbfda0000
#define PCIMT_CSMAPISA 0xbfdb0000
#define PCIMT_CSRSTBP 0xbfdc0000
#define PCIMT_CLRPOFF 0xbfdd0000
#define PCIMT_CSTIMER 0xbfde0000
#define PCIMT_PWDN 0xbfdf0000
/*
* Interrupt 0-16 are EISA interrupts. Interrupts from 16 on are assigned
* to the other interrupts generated by ASIC PCI.
*
* INT2 is a wired-or of the push button interrupt, high temperature interrupt
* ASIC PCI interrupt.
*/
#define PCIMT_KEYBOARD_IRQ 1
#define PCIMT_IRQ_INT2 16
#define PCIMT_IRQ_INTD 17
#define PCIMT_IRQ_INTC 18
#define PCIMT_IRQ_INTB 19
#define PCIMT_IRQ_INTA 20
#define PCIMT_IRQ_EISA 21
#define PCIMT_IRQ_SCSI 22
#define PCIMT_IRQ_ETHERNET 23
#define PCIMT_IRQ_TEMPERATURE 24
#define PCIMT_IRQ_EISA_NMI 25
#define PCIMT_IRQ_POWER_OFF 26
#define PCIMT_IRQ_BUTTON 27
/*
* Base address for the mapped 16mb EISA bus segment.
*/
#define PCIMT_EISA_BASE 0xb0000000
/* PCI EISA Interrupt acknowledge */
#define PCIMT_INT_ACKNOWLEDGE 0xba000000
#endif /* __ASM_SNI_H */