1394f03221
This adds support for the Analog Devices Blackfin processor architecture, and currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561 (Dual Core) devices, with a variety of development platforms including those avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP, BF561-EZKIT), and Bluetechnix! Tinyboards. The Blackfin architecture was jointly developed by Intel and Analog Devices Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in December of 2000. Since then ADI has put this core into its Blackfin processor family of devices. The Blackfin core has the advantages of a clean, orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC (Multiply/Accumulate), state-of-the-art signal processing engine and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture. The Blackfin architecture, including the instruction set, is described by the ADSP-BF53x/BF56x Blackfin Processor Programming Reference http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf The Blackfin processor is already supported by major releases of gcc, and there are binary and source rpms/tarballs for many architectures at: http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete documentation, including "getting started" guides available at: http://docs.blackfin.uclinux.org/ which provides links to the sources and patches you will need in order to set up a cross-compiling environment for bfin-linux-uclibc This patch, as well as the other patches (toolchain, distribution, uClibc) are actively supported by Analog Devices Inc, at: http://blackfin.uclinux.org/ We have tested this on LTP, and our test plan (including pass/fails) can be found at: http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel [m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files] Signed-off-by: Bryan Wu <bryan.wu@analog.com> Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl> Signed-off-by: Aubrey Li <aubrey.li@analog.com> Signed-off-by: Jie Zhang <jie.zhang@analog.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
175 lines
4.8 KiB
C
175 lines
4.8 KiB
C
/*
|
|
* file: include/asm-blackfin/mach-bf537/mem_map.h
|
|
* based on:
|
|
* author:
|
|
*
|
|
* created:
|
|
* description:
|
|
* Memory MAP Common header file for blackfin BF537/6/4 of processors.
|
|
* rev:
|
|
*
|
|
* modified:
|
|
*
|
|
* bugs: enter bugs at http://blackfin.uclinux.org/
|
|
*
|
|
* this program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the gnu general public license as published by
|
|
* the free software foundation; either version 2, or (at your option)
|
|
* any later version.
|
|
*
|
|
* this program is distributed in the hope that it will be useful,
|
|
* but without any warranty; without even the implied warranty of
|
|
* merchantability or fitness for a particular purpose. see the
|
|
* gnu general public license for more details.
|
|
*
|
|
* you should have received a copy of the gnu general public license
|
|
* along with this program; see the file copying.
|
|
* if not, write to the free software foundation,
|
|
* 59 temple place - suite 330, boston, ma 02111-1307, usa.
|
|
*/
|
|
|
|
#ifndef _MEM_MAP_537_H_
|
|
#define _MEM_MAP_537_H_
|
|
|
|
#define COREMMR_BASE 0xFFE00000 /* Core MMRs */
|
|
#define SYSMMR_BASE 0xFFC00000 /* System MMRs */
|
|
|
|
/* Async Memory Banks */
|
|
#define ASYNC_BANK3_BASE 0x20300000 /* Async Bank 3 */
|
|
#define ASYNC_BANK3_SIZE 0x00100000 /* 1M */
|
|
#define ASYNC_BANK2_BASE 0x20200000 /* Async Bank 2 */
|
|
#define ASYNC_BANK2_SIZE 0x00100000 /* 1M */
|
|
#define ASYNC_BANK1_BASE 0x20100000 /* Async Bank 1 */
|
|
#define ASYNC_BANK1_SIZE 0x00100000 /* 1M */
|
|
#define ASYNC_BANK0_BASE 0x20000000 /* Async Bank 0 */
|
|
#define ASYNC_BANK0_SIZE 0x00100000 /* 1M */
|
|
|
|
/* Boot ROM Memory */
|
|
|
|
#define BOOT_ROM_START 0xEF000000
|
|
|
|
/* Level 1 Memory */
|
|
|
|
/* Memory Map for ADSP-BF537 processors */
|
|
|
|
#ifdef CONFIG_BLKFIN_CACHE
|
|
#define BLKFIN_ICACHESIZE (16*1024)
|
|
#else
|
|
#define BLKFIN_ICACHESIZE (0*1024)
|
|
#endif
|
|
|
|
|
|
#ifdef CONFIG_BF537
|
|
#define L1_CODE_START 0xFFA00000
|
|
#define L1_DATA_A_START 0xFF800000
|
|
#define L1_DATA_B_START 0xFF900000
|
|
|
|
#define L1_CODE_LENGTH 0xC000
|
|
|
|
#ifdef CONFIG_BLKFIN_DCACHE
|
|
|
|
#ifdef CONFIG_BLKFIN_DCACHE_BANKA
|
|
#define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x8000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH 0x8000
|
|
#define BLKFIN_DCACHESIZE (16*1024)
|
|
#define BLKFIN_DSUPBANKS 1
|
|
#else
|
|
#define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x8000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH (0x8000 - 0x4000)
|
|
#define BLKFIN_DCACHESIZE (32*1024)
|
|
#define BLKFIN_DSUPBANKS 2
|
|
#endif
|
|
|
|
#else
|
|
#define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH 0x8000
|
|
#define L1_DATA_B_LENGTH 0x8000
|
|
#define BLKFIN_DCACHESIZE (0*1024)
|
|
#define BLKFIN_DSUPBANKS 0
|
|
#endif /*CONFIG_BLKFIN_DCACHE*/
|
|
|
|
#endif /*CONFIG_BF537*/
|
|
|
|
/* Memory Map for ADSP-BF536 processors */
|
|
|
|
#ifdef CONFIG_BF536
|
|
#define L1_CODE_START 0xFFA00000
|
|
#define L1_DATA_A_START 0xFF804000
|
|
#define L1_DATA_B_START 0xFF904000
|
|
|
|
#define L1_CODE_LENGTH 0xC000
|
|
|
|
|
|
#ifdef CONFIG_BLKFIN_DCACHE
|
|
|
|
#ifdef CONFIG_BLKFIN_DCACHE_BANKA
|
|
#define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x4000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH 0x4000
|
|
#define BLKFIN_DCACHESIZE (16*1024)
|
|
#define BLKFIN_DSUPBANKS 1
|
|
|
|
#else
|
|
#define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x4000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH (0x4000 - 0x4000)
|
|
#define BLKFIN_DCACHESIZE (32*1024)
|
|
#define BLKFIN_DSUPBANKS 2
|
|
#endif
|
|
|
|
#else
|
|
#define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH 0x4000
|
|
#define L1_DATA_B_LENGTH 0x4000
|
|
#define BLKFIN_DCACHESIZE (0*1024)
|
|
#define BLKFIN_DSUPBANKS 0
|
|
#endif /*CONFIG_BLKFIN_DCACHE*/
|
|
|
|
#endif
|
|
|
|
/* Memory Map for ADSP-BF534 processors */
|
|
|
|
#ifdef CONFIG_BF534
|
|
#define L1_CODE_START 0xFFA00000
|
|
#define L1_DATA_A_START 0xFF800000
|
|
#define L1_DATA_B_START 0xFF900000
|
|
|
|
#define L1_CODE_LENGTH 0xC000
|
|
|
|
#ifdef CONFIG_BLKFIN_DCACHE
|
|
|
|
#ifdef CONFIG_BLKFIN_DCACHE_BANKA
|
|
#define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x8000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH 0x8000
|
|
#define BLKFIN_DCACHESIZE (16*1024)
|
|
#define BLKFIN_DSUPBANKS 1
|
|
|
|
#else
|
|
#define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH (0x8000 - 0x4000)
|
|
#define L1_DATA_B_LENGTH (0x8000 - 0x4000)
|
|
#define BLKFIN_DCACHESIZE (32*1024)
|
|
#define BLKFIN_DSUPBANKS 2
|
|
#endif
|
|
|
|
#else
|
|
#define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)
|
|
#define L1_DATA_A_LENGTH 0x8000
|
|
#define L1_DATA_B_LENGTH 0x8000
|
|
#define BLKFIN_DCACHESIZE (0*1024)
|
|
#define BLKFIN_DSUPBANKS 0
|
|
#endif /*CONFIG_BLKFIN_DCACHE*/
|
|
|
|
#endif
|
|
|
|
/* Scratch Pad Memory */
|
|
|
|
#if defined(CONFIG_BF537) || defined(CONFIG_BF536) || defined(CONFIG_BF534)
|
|
#define L1_SCRATCH_START 0xFFB00000
|
|
#define L1_SCRATCH_LENGTH 0x1000
|
|
#endif
|
|
|
|
#endif /* _MEM_MAP_537_H_ */
|