d87bf3bed7
By default the OpenPIC on PWRficient will bias to one core (since that will improve changes of the other core being able to stay idle/powered down). However, this conflicts with most irq load balancing schemes, since setting an interrupt to be delivered to either core doesn't really result in the load being shared. It also doesn't work well with the soft irq disable feature of PPC, since EE will stay on until the first interrupt is taken while soft disabled. Set the gconf0 config bit that enables even distribution of interrupts among the two cores. Signed-off-by: Olof Johansson <olof@lixom.net> |
||
|---|---|---|
| .. | ||
| cpufreq.c | ||
| electra_ide.c | ||
| gpio_mdio.c | ||
| idle.c | ||
| iommu.c | ||
| Kconfig | ||
| Makefile | ||
| pasemi.h | ||
| pci.c | ||
| powersave.S | ||
| setup.c | ||
| time.c | ||