52c543f90c
This patch adds the foundation pieces for the Freescale MXC platforms, including i.MX2 and i.MX3 based systems. The bare-bones MX31 support in this patch boots to the rootdev panic with 8250 serial console configured "console=ttyS0,115200". It assumes that Redboot is the boot loader. Signed-off-by: Quinn Jensen <quinn.jensen@freescale.com> Acked-by: Lennert Buytenhek <buytenh@wantstofly.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
39 lines
1.1 KiB
ArmAsm
39 lines
1.1 KiB
ArmAsm
/*
|
|
* Copyright (C) 2007 Lennert Buytenhek <buytenh@wantstofly.org>
|
|
* Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
/*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
@ this macro disables fast irq (not implemented)
|
|
.macro disable_fiq
|
|
.endm
|
|
|
|
.macro get_irqnr_preamble, base, tmp
|
|
.endm
|
|
|
|
.macro arch_ret_to_user, tmp1, tmp2
|
|
.endm
|
|
|
|
@ this macro checks which interrupt occured
|
|
@ and returns its number in irqnr
|
|
@ and returns if an interrupt occured in irqstat
|
|
.macro get_irqnr_and_base, irqnr, irqstat, base, tmp
|
|
ldr \base, =AVIC_IO_ADDRESS(AVIC_BASE_ADDR)
|
|
@ Load offset & priority of the highest priority
|
|
@ interrupt pending from AVIC_NIVECSR
|
|
ldr \irqstat, [\base, #0x40]
|
|
@ Shift to get the decoded IRQ number, using ASR so
|
|
@ 'no interrupt pending' becomes 0xffffffff
|
|
mov \irqnr, \irqstat, asr #16
|
|
@ set zero flag if IRQ + 1 == 0
|
|
adds \tmp, \irqnr, #1
|
|
.endm
|
|
|
|
@ irq priority table (not used)
|
|
.macro irq_prio_table
|
|
.endm
|