bc8c84c947
Signed-off-by: Mike Frysinger <michael.frysinger@analog.com> Signed-off-by: Bryan Wu <bryan.wu@analog.com>
256 lines
14 KiB
C
256 lines
14 KiB
C
/*
|
|
* File: include/asm-blackfin/mach-bf561/anomaly.h
|
|
* Bugs: Enter bugs at http://blackfin.uclinux.org/
|
|
*
|
|
* Copyright (C) 2004-2007 Analog Devices Inc.
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
/* This file shoule be up to date with:
|
|
* - Revision N, March 28, 2007; ADSP-BF561 Silicon Anomaly List
|
|
*/
|
|
|
|
#ifndef _MACH_ANOMALY_H_
|
|
#define _MACH_ANOMALY_H_
|
|
|
|
/* We do not support 0.1, 0.2, or 0.4 silicon - sorry */
|
|
#if __SILICON_REVISION__ < 3 || __SILICON_REVISION__ == 4
|
|
# error Kernel will not work on BF561 silicon version 0.0, 0.1, 0.2, or 0.4
|
|
#endif
|
|
|
|
/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot 2 Not Supported */
|
|
#define ANOMALY_05000074 (1)
|
|
/* UART Line Status Register (UART_LSR) Bits Are Not Updated at the Same Time */
|
|
#define ANOMALY_05000099 (__SILICON_REVISION__ < 5)
|
|
/* Trace Buffers may contain errors in emulation mode and/or exception, NMI, reset handlers */
|
|
#define ANOMALY_05000116 (__SILICON_REVISION__ < 3)
|
|
/* Testset instructions restricted to 32-bit aligned memory locations */
|
|
#define ANOMALY_05000120 (1)
|
|
/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */
|
|
#define ANOMALY_05000122 (1)
|
|
/* Erroneous exception when enabling cache */
|
|
#define ANOMALY_05000125 (__SILICON_REVISION__ < 3)
|
|
/* Signbits instruction not functional under certain conditions */
|
|
#define ANOMALY_05000127 (1)
|
|
/* Two bits in the Watchpoint Status Register (WPSTAT) are swapped */
|
|
#define ANOMALY_05000134 (__SILICON_REVISION__ < 3)
|
|
/* Enable wires from the Data Watchpoint Address Control Register (WPDACTL) are swapped */
|
|
#define ANOMALY_05000135 (__SILICON_REVISION__ < 3)
|
|
/* Stall in multi-unit DMA operations */
|
|
#define ANOMALY_05000136 (__SILICON_REVISION__ < 3)
|
|
/* Allowing the SPORT RX FIFO to fill will cause an overflow */
|
|
#define ANOMALY_05000140 (__SILICON_REVISION__ < 3)
|
|
/* Infinite Stall may occur with a particular sequence of consecutive dual dag events */
|
|
#define ANOMALY_05000141 (__SILICON_REVISION__ < 3)
|
|
/* Interrupts may be lost when a programmable input flag is configured to be edge sensitive */
|
|
#define ANOMALY_05000142 (__SILICON_REVISION__ < 3)
|
|
/* DMA and TESTSET conflict when both are accessing external memory */
|
|
#define ANOMALY_05000144 (__SILICON_REVISION__ < 3)
|
|
/* In PWM_OUT mode, you must enable the PPI block to generate a waveform from PPI_CLK */
|
|
#define ANOMALY_05000145 (__SILICON_REVISION__ < 3)
|
|
/* MDMA may lose the first few words of a descriptor chain */
|
|
#define ANOMALY_05000146 (__SILICON_REVISION__ < 3)
|
|
/* Source MDMA descriptor may stop with a DMA Error near beginning of descriptor fetch */
|
|
#define ANOMALY_05000147 (__SILICON_REVISION__ < 3)
|
|
/* IMDMA S1/D1 channel may stall */
|
|
#define ANOMALY_05000149 (1)
|
|
/* DMA engine may lose data due to incorrect handshaking */
|
|
#define ANOMALY_05000150 (__SILICON_REVISION__ < 3)
|
|
/* DMA stalls when all three controllers read data from the same source */
|
|
#define ANOMALY_05000151 (__SILICON_REVISION__ < 3)
|
|
/* Execution stall when executing in L2 and doing external accesses */
|
|
#define ANOMALY_05000152 (__SILICON_REVISION__ < 3)
|
|
/* Frame Delay in SPORT Multichannel Mode */
|
|
#define ANOMALY_05000153 (__SILICON_REVISION__ < 3)
|
|
/* SPORT TFS signal stays active in multichannel mode outside of valid channels */
|
|
#define ANOMALY_05000154 (__SILICON_REVISION__ < 3)
|
|
/* Timers in PWM-Out Mode with PPI GP Receive (Input) Mode with 0 Frame Syncs */
|
|
#define ANOMALY_05000156 (__SILICON_REVISION__ < 4)
|
|
/* Killed 32-bit MMR write leads to next system MMR access thinking it should be 32-bit */
|
|
#define ANOMALY_05000157 (__SILICON_REVISION__ < 3)
|
|
/* DMA Lock-up at CCLK to SCLK ratios of 4:1, 2:1, or 1:1 */
|
|
#define ANOMALY_05000159 (__SILICON_REVISION__ < 3)
|
|
/* A read from external memory may return a wrong value with data cache enabled */
|
|
#define ANOMALY_05000160 (__SILICON_REVISION__ < 3)
|
|
/* Data Cache Fill data can be corrupted after/during Instruction DMA if certain core stalls exist */
|
|
#define ANOMALY_05000161 (__SILICON_REVISION__ < 3)
|
|
/* DMEM_CONTROL<12> is not set on Reset */
|
|
#define ANOMALY_05000162 (__SILICON_REVISION__ < 3)
|
|
/* SPORT transmit data is not gated by external frame sync in certain conditions */
|
|
#define ANOMALY_05000163 (__SILICON_REVISION__ < 3)
|
|
/* PPI Data Lengths Between 8 and 16 Do Not Zero Out Upper Bits */
|
|
#define ANOMALY_05000166 (1)
|
|
/* Turning Serial Ports on with External Frame Syncs */
|
|
#define ANOMALY_05000167 (1)
|
|
/* SDRAM auto-refresh and subsequent Power Ups */
|
|
#define ANOMALY_05000168 (__SILICON_REVISION__ < 5)
|
|
/* DATA CPLB page miss can result in lost write-through cache data writes */
|
|
#define ANOMALY_05000169 (__SILICON_REVISION__ < 5)
|
|
/* Boot-ROM code modifies SICA_IWRx wakeup registers */
|
|
#define ANOMALY_05000171 (__SILICON_REVISION__ < 5)
|
|
/* DSPID register values incorrect */
|
|
#define ANOMALY_05000172 (__SILICON_REVISION__ < 3)
|
|
/* DMA vs Core accesses to external memory */
|
|
#define ANOMALY_05000173 (__SILICON_REVISION__ < 3)
|
|
/* Cache Fill Buffer Data lost */
|
|
#define ANOMALY_05000174 (__SILICON_REVISION__ < 5)
|
|
/* Overlapping Sequencer and Memory Stalls */
|
|
#define ANOMALY_05000175 (__SILICON_REVISION__ < 5)
|
|
/* Multiplication of (-1) by (-1) followed by an accumulator saturation */
|
|
#define ANOMALY_05000176 (__SILICON_REVISION__ < 5)
|
|
/* PPI_COUNT Cannot Be Programmed to 0 in General Purpose TX or RX Modes */
|
|
#define ANOMALY_05000179 (__SILICON_REVISION__ < 5)
|
|
/* PPI_DELAY Not Functional in PPI Modes with 0 Frame Syncs */
|
|
#define ANOMALY_05000180 (1)
|
|
/* Disabling the PPI resets the PPI configuration registers */
|
|
#define ANOMALY_05000181 (__SILICON_REVISION__ < 5)
|
|
/* IMDMA does not operate to full speed for 600MHz and higher devices */
|
|
#define ANOMALY_05000182 (1)
|
|
/* Timer Pin limitations for PPI TX Modes with External Frame Syncs */
|
|
#define ANOMALY_05000184 (__SILICON_REVISION__ < 5)
|
|
/* PPI TX Mode with 2 External Frame Syncs */
|
|
#define ANOMALY_05000185 (__SILICON_REVISION__ < 5)
|
|
/* PPI packing with Data Length greater than 8 bits (not a meaningful mode) */
|
|
#define ANOMALY_05000186 (__SILICON_REVISION__ < 5)
|
|
/* IMDMA Corrupted Data after a Halt */
|
|
#define ANOMALY_05000187 (1)
|
|
/* IMDMA Restrictions on Descriptor and Buffer Placement in Memory */
|
|
#define ANOMALY_05000188 (__SILICON_REVISION__ < 5)
|
|
/* False Protection Exceptions */
|
|
#define ANOMALY_05000189 (__SILICON_REVISION__ < 5)
|
|
/* PPI not functional at core voltage < 1Volt */
|
|
#define ANOMALY_05000190 (1)
|
|
/* PPI does not invert the Driving PPICLK edge in Transmit Modes */
|
|
#define ANOMALY_05000191 (__SILICON_REVISION__ < 3)
|
|
/* False I/O Pin Interrupts on Edge-Sensitive Inputs When Polarity Setting Is Changed */
|
|
#define ANOMALY_05000193 (__SILICON_REVISION__ < 5)
|
|
/* Restarting SPORT in Specific Modes May Cause Data Corruption */
|
|
#define ANOMALY_05000194 (__SILICON_REVISION__ < 5)
|
|
/* Failing MMR Accesses When Stalled by Preceding Memory Read */
|
|
#define ANOMALY_05000198 (__SILICON_REVISION__ < 5)
|
|
/* Current DMA Address Shows Wrong Value During Carry Fix */
|
|
#define ANOMALY_05000199 (__SILICON_REVISION__ < 5)
|
|
/* SPORT TFS and DT Are Incorrectly Driven During Inactive Channels in Certain Conditions */
|
|
#define ANOMALY_05000200 (__SILICON_REVISION__ < 5)
|
|
/* Possible Infinite Stall with Specific Dual-DAG Situation */
|
|
#define ANOMALY_05000202 (__SILICON_REVISION__ < 5)
|
|
/* Incorrect data read with write-through cache and allocate cache lines on reads only mode */
|
|
#define ANOMALY_05000204 (__SILICON_REVISION__ < 5)
|
|
/* Specific sequence that can cause DMA error or DMA stopping */
|
|
#define ANOMALY_05000205 (__SILICON_REVISION__ < 5)
|
|
/* Recovery from "Brown-Out" Condition */
|
|
#define ANOMALY_05000207 (__SILICON_REVISION__ < 5)
|
|
/* VSTAT Status Bit in PLL_STAT Register Is Not Functional */
|
|
#define ANOMALY_05000208 (1)
|
|
/* Speed Path in Computational Unit Affects Certain Instructions */
|
|
#define ANOMALY_05000209 (__SILICON_REVISION__ < 5)
|
|
/* UART TX Interrupt Masked Erroneously */
|
|
#define ANOMALY_05000215 (__SILICON_REVISION__ < 5)
|
|
/* NMI Event at Boot Time Results in Unpredictable State */
|
|
#define ANOMALY_05000219 (__SILICON_REVISION__ < 5)
|
|
/* Data Corruption with Cached External Memory and Non-Cached On-Chip L2 Memory */
|
|
#define ANOMALY_05000220 (__SILICON_REVISION__ < 5)
|
|
/* Incorrect Pulse-Width of UART Start Bit */
|
|
#define ANOMALY_05000225 (__SILICON_REVISION__ < 5)
|
|
/* Scratchpad Memory Bank Reads May Return Incorrect Data */
|
|
#define ANOMALY_05000227 (__SILICON_REVISION__ < 5)
|
|
/* UART Receiver is Less Robust Against Baudrate Differences in Certain Conditions */
|
|
#define ANOMALY_05000230 (__SILICON_REVISION__ < 5)
|
|
/* UART STB Bit Incorrectly Affects Receiver Setting */
|
|
#define ANOMALY_05000231 (__SILICON_REVISION__ < 5)
|
|
/* SPORT data transmit lines are incorrectly driven in multichannel mode */
|
|
#define ANOMALY_05000232 (__SILICON_REVISION__ < 5)
|
|
/* DF Bit in PLL_CTL Register Does Not Respond to Hardware Reset */
|
|
#define ANOMALY_05000242 (__SILICON_REVISION__ < 5)
|
|
/* If I-Cache Is On, CSYNC/SSYNC/IDLE Around Change of Control Causes Failures */
|
|
#define ANOMALY_05000244 (__SILICON_REVISION__ < 5)
|
|
/* Spurious Hardware Error from an Access in the Shadow of a Conditional Branch */
|
|
#define ANOMALY_05000245 (__SILICON_REVISION__ < 5)
|
|
/* TESTSET operation forces stall on the other core */
|
|
#define ANOMALY_05000248 (__SILICON_REVISION__ < 5)
|
|
/* Incorrect Bit Shift of Data Word in Multichannel (TDM) Mode in Certain Conditions */
|
|
#define ANOMALY_05000250 (__SILICON_REVISION__ > 2 && __SILICON_REVISION__ < 5)
|
|
/* Exception Not Generated for MMR Accesses in Reserved Region */
|
|
#define ANOMALY_05000251 (__SILICON_REVISION__ < 5)
|
|
/* Maximum External Clock Speed for Timers */
|
|
#define ANOMALY_05000253 (__SILICON_REVISION__ < 5)
|
|
/* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */
|
|
#define ANOMALY_05000254 (__SILICON_REVISION__ > 3)
|
|
/* Interrupt/Exception During Short Hardware Loop May Cause Bad Instruction Fetches */
|
|
#define ANOMALY_05000257 (__SILICON_REVISION__ < 5)
|
|
/* Instruction Cache Is Corrupted When Bits 9 and 12 of the ICPLB Data Registers Differ */
|
|
#define ANOMALY_05000258 (__SILICON_REVISION__ < 5)
|
|
/* ICPLB_STATUS MMR Register May Be Corrupted */
|
|
#define ANOMALY_05000260 (__SILICON_REVISION__ < 5)
|
|
/* DCPLB_FAULT_ADDR MMR Register May Be Corrupted */
|
|
#define ANOMALY_05000261 (__SILICON_REVISION__ < 5)
|
|
/* Stores To Data Cache May Be Lost */
|
|
#define ANOMALY_05000262 (__SILICON_REVISION__ < 5)
|
|
/* Hardware Loop Corrupted When Taking an ICPLB Exception */
|
|
#define ANOMALY_05000263 (__SILICON_REVISION__ < 5)
|
|
/* CSYNC/SSYNC/IDLE Causes Infinite Stall in Penultimate Instruction in Hardware Loop */
|
|
#define ANOMALY_05000264 (__SILICON_REVISION__ < 5)
|
|
/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */
|
|
#define ANOMALY_05000265 (__SILICON_REVISION__ < 5)
|
|
/* IMDMA destination IRQ status must be read prior to using IMDMA */
|
|
#define ANOMALY_05000266 (__SILICON_REVISION__ > 3)
|
|
/* IMDMA may corrupt data under certain conditions */
|
|
#define ANOMALY_05000267 (1)
|
|
/* High I/O Activity Causes Output Voltage of Internal Voltage Regulator (Vddint) to Increase */
|
|
#define ANOMALY_05000269 (1)
|
|
/* High I/O Activity Causes Output Voltage of Internal Voltage Regulator (Vddint) to Decrease */
|
|
#define ANOMALY_05000270 (1)
|
|
/* Certain Data Cache Writethrough Modes Fail for Vddint <= 0.9V */
|
|
#define ANOMALY_05000272 (1)
|
|
/* Data cache write back to external synchronous memory may be lost */
|
|
#define ANOMALY_05000274 (1)
|
|
/* PPI Timing and Sampling Information Updates */
|
|
#define ANOMALY_05000275 (__SILICON_REVISION__ > 2)
|
|
/* Timing Requirements Change for External Frame Sync PPI Modes with Non-Zero PPI_DELAY */
|
|
#define ANOMALY_05000276 (__SILICON_REVISION__ < 5)
|
|
/* Disabling Peripherals with DMA Running May Cause DMA System Instability */
|
|
#define ANOMALY_05000278 (__SILICON_REVISION__ < 5)
|
|
/* False Hardware Error Exception When ISR Context Is Not Restored */
|
|
#define ANOMALY_05000281 (__SILICON_REVISION__ < 5)
|
|
/* System MMR Write Is Stalled Indefinitely When Killed in a Particular Stage */
|
|
#define ANOMALY_05000283 (1)
|
|
/* A read will receive incorrect data under certain conditions */
|
|
#define ANOMALY_05000287 (__SILICON_REVISION__ < 5)
|
|
/* SPORTs May Receive Bad Data If FIFOs Fill Up */
|
|
#define ANOMALY_05000288 (__SILICON_REVISION__ < 5)
|
|
/* Memory-To-Memory DMA Source/Destination Descriptors Must Be in Same Memory Space */
|
|
#define ANOMALY_05000301 (1)
|
|
/* SSYNCs After Writes To DMA MMR Registers May Not Be Handled Correctly */
|
|
#define ANOMALY_05000302 (1)
|
|
/* New Feature: Additional Hysteresis on SPORT Input Pins (Not Available On Older Silicon) */
|
|
#define ANOMALY_05000305 (__SILICON_REVISION__ < 5)
|
|
/* SCKELOW Bit Does Not Maintain State Through Hibernate */
|
|
#define ANOMALY_05000307 (__SILICON_REVISION__ < 5)
|
|
/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */
|
|
#define ANOMALY_05000310 (1)
|
|
/* Errors When SSYNC, CSYNC, or Loads to LT, LB and LC Registers Are Interrupted */
|
|
#define ANOMALY_05000312 (1)
|
|
/* PPI Is Level-Sensitive on First Transfer */
|
|
#define ANOMALY_05000313 (1)
|
|
/* Killed System MMR Write Completes Erroneously On Next System MMR Access */
|
|
#define ANOMALY_05000315 (1)
|
|
/* PF2 Output Remains Asserted After SPI Master Boot */
|
|
#define ANOMALY_05000320 (__SILICON_REVISION__ > 3)
|
|
/* Erroneous GPIO Flag Pin Operations Under Specific Sequences */
|
|
#define ANOMALY_05000323 (1)
|
|
/* SPORT Secondary Receive Channel Not Functional When Word Length Exceeds 16 Bits */
|
|
#define ANOMALY_05000326 (__SILICON_REVISION__ > 3)
|
|
/* New Feature: 24-Bit SPI Boot Mode Support (Not Available On Older Silicon) */
|
|
#define ANOMALY_05000331 (__SILICON_REVISION__ < 5)
|
|
/* New Feature: Slave SPI Boot Mode Supported (Not Available On Older Silicon) */
|
|
#define ANOMALY_05000332 (__SILICON_REVISION__ < 5)
|
|
/* Flag Data Register Writes One SCLK Cycle After Edge Is Detected May Clear Interrupt Status */
|
|
#define ANOMALY_05000333 (__SILICON_REVISION__ < 5)
|
|
|
|
/* Anomalies that don't exist on this proc */
|
|
#define ANOMALY_05000158 (0)
|
|
#define ANOMALY_05000183 (0)
|
|
#define ANOMALY_05000273 (0)
|
|
#define ANOMALY_05000311 (0)
|
|
|
|
#endif
|