7795566495
The DMA base registers are available in a global named "base_addr" for every Blackfin variant. Give this a more descriptive name, and remove duplicate tables from some drivers. Signed-off-by: Bernd Schmidt <bernds_cb1@t-online.de> Signed-off-by: Bryan Wu <cooloney@kernel.org>
159 lines
4.2 KiB
C
159 lines
4.2 KiB
C
/*
|
|
* File: arch/blackfin/mach-bf548/dma.c
|
|
* Based on:
|
|
* Author:
|
|
*
|
|
* Created:
|
|
* Description: This file contains the simple DMA Implementation for Blackfin
|
|
*
|
|
* Modified:
|
|
* Copyright 2004-2008 Analog Devices Inc.
|
|
*
|
|
* Bugs: Enter bugs at http://blackfin.uclinux.org/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see the file COPYING, or write
|
|
* to the Free Software Foundation, Inc.,
|
|
* 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <asm/blackfin.h>
|
|
#include <asm/dma.h>
|
|
|
|
struct dma_register *dma_io_base_addr[MAX_BLACKFIN_DMA_CHANNEL] = {
|
|
(struct dma_register *) DMA0_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA1_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA2_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA3_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA4_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA5_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA6_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA7_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA8_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA9_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA10_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA11_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA12_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA13_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA14_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA15_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA16_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA17_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA18_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA19_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA20_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA21_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA22_NEXT_DESC_PTR,
|
|
(struct dma_register *) DMA23_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_D0_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_S0_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_D1_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_S1_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_D2_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_S2_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_D3_NEXT_DESC_PTR,
|
|
(struct dma_register *) MDMA_S3_NEXT_DESC_PTR,
|
|
};
|
|
EXPORT_SYMBOL(dma_io_base_addr);
|
|
|
|
int channel2irq(unsigned int channel)
|
|
{
|
|
int ret_irq = -1;
|
|
|
|
switch (channel) {
|
|
case CH_SPORT0_RX:
|
|
ret_irq = IRQ_SPORT0_RX;
|
|
break;
|
|
case CH_SPORT0_TX:
|
|
ret_irq = IRQ_SPORT0_TX;
|
|
break;
|
|
case CH_SPORT1_RX:
|
|
ret_irq = IRQ_SPORT1_RX;
|
|
break;
|
|
case CH_SPORT1_TX:
|
|
ret_irq = IRQ_SPORT1_TX;
|
|
case CH_SPI0:
|
|
ret_irq = IRQ_SPI0;
|
|
break;
|
|
case CH_SPI1:
|
|
ret_irq = IRQ_SPI1;
|
|
break;
|
|
case CH_UART0_RX:
|
|
ret_irq = IRQ_UART_RX;
|
|
break;
|
|
case CH_UART0_TX:
|
|
ret_irq = IRQ_UART_TX;
|
|
break;
|
|
case CH_UART1_RX:
|
|
ret_irq = IRQ_UART_RX;
|
|
break;
|
|
case CH_UART1_TX:
|
|
ret_irq = IRQ_UART_TX;
|
|
break;
|
|
case CH_EPPI0:
|
|
ret_irq = IRQ_EPPI0;
|
|
break;
|
|
case CH_EPPI1:
|
|
ret_irq = IRQ_EPPI1;
|
|
break;
|
|
case CH_EPPI2:
|
|
ret_irq = IRQ_EPPI2;
|
|
break;
|
|
case CH_PIXC_IMAGE:
|
|
ret_irq = IRQ_PIXC_IN0;
|
|
break;
|
|
case CH_PIXC_OVERLAY:
|
|
ret_irq = IRQ_PIXC_IN1;
|
|
break;
|
|
case CH_PIXC_OUTPUT:
|
|
ret_irq = IRQ_PIXC_OUT;
|
|
break;
|
|
case CH_SPORT2_RX:
|
|
ret_irq = IRQ_SPORT2_RX;
|
|
break;
|
|
case CH_SPORT2_TX:
|
|
ret_irq = IRQ_SPORT2_TX;
|
|
break;
|
|
case CH_SPORT3_RX:
|
|
ret_irq = IRQ_SPORT3_RX;
|
|
break;
|
|
case CH_SPORT3_TX:
|
|
ret_irq = IRQ_SPORT3_TX;
|
|
break;
|
|
case CH_SDH:
|
|
ret_irq = IRQ_SDH;
|
|
break;
|
|
case CH_SPI2:
|
|
ret_irq = IRQ_SPI2;
|
|
break;
|
|
case CH_MEM_STREAM0_SRC:
|
|
case CH_MEM_STREAM0_DEST:
|
|
ret_irq = IRQ_MDMAS0;
|
|
break;
|
|
case CH_MEM_STREAM1_SRC:
|
|
case CH_MEM_STREAM1_DEST:
|
|
ret_irq = IRQ_MDMAS1;
|
|
break;
|
|
case CH_MEM_STREAM2_SRC:
|
|
case CH_MEM_STREAM2_DEST:
|
|
ret_irq = IRQ_MDMAS2;
|
|
break;
|
|
case CH_MEM_STREAM3_SRC:
|
|
case CH_MEM_STREAM3_DEST:
|
|
ret_irq = IRQ_MDMAS3;
|
|
break;
|
|
}
|
|
return ret_irq;
|
|
}
|