7053acbd78
This patch removes the unnecessary bit number from CKENnn_XXXX definitions for PXA, so that CKEN0_PWM0 --> CKEN_PWM0 CKEN1_PWM1 --> CKEN_PWM1 ... CKEN24_CAMERA --> CKEN_CAMERA The reasons for the change of these defitions are: 1. they do not scale - they are currently valid for pxa2xx, but definitely not valid for pxa3xx, e.g., pxa3xx has bit 3 for camera instead of bit 24 2. they are unnecessary - the peripheral name within the definition has already announced its usage, we don't need those bit numbers to know which peripheral we are going to enable/disable clock for 3. they are inconvenient - think about this: a driver programmer for pxa has to remember which bit in the CKEN register to turn on/off Another change in the patch is to make the definitions equal to its clock bit index, so that #define CKEN_CAMERA (24) instead of #define CKEN_CAMERA (1 << 24) this change, however, will add a run-time bit shift operation in pxa_set_cken(), but the benefit of this change is that it scales when bit index exceeds 32, e.g., pxa3xx has two registers CKENA and CKENB, totally 64 bit for this, suppose CAMERA clock enabling bit is CKENB:10, one can simply define CKEN_CAMERA to be (32 + 10) and so that pxa_set_cken() need minimum change to adapt to that. Signed-off-by: eric miao <eric.y.miao@gmail.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
318 lines
6.8 KiB
C
318 lines
6.8 KiB
C
/*
|
|
* pxa2xx-i2s.c -- ALSA Soc Audio Layer
|
|
*
|
|
* Copyright 2005 Wolfson Microelectronics PLC.
|
|
* Author: Liam Girdwood
|
|
* liam.girdwood@wolfsonmicro.com or linux@wolfsonmicro.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* Revision history
|
|
* 12th Aug 2005 Initial version.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/device.h>
|
|
#include <linux/delay.h>
|
|
#include <sound/driver.h>
|
|
#include <sound/core.h>
|
|
#include <sound/pcm.h>
|
|
#include <sound/initval.h>
|
|
#include <sound/soc.h>
|
|
|
|
#include <asm/hardware.h>
|
|
#include <asm/arch/pxa-regs.h>
|
|
#include <asm/arch/audio.h>
|
|
|
|
#include "pxa2xx-pcm.h"
|
|
#include "pxa2xx-i2s.h"
|
|
|
|
struct pxa_i2s_port {
|
|
u32 sadiv;
|
|
u32 sacr0;
|
|
u32 sacr1;
|
|
u32 saimr;
|
|
int master;
|
|
u32 fmt;
|
|
};
|
|
static struct pxa_i2s_port pxa_i2s;
|
|
|
|
static struct pxa2xx_pcm_dma_params pxa2xx_i2s_pcm_stereo_out = {
|
|
.name = "I2S PCM Stereo out",
|
|
.dev_addr = __PREG(SADR),
|
|
.drcmr = &DRCMRTXSADR,
|
|
.dcmd = DCMD_INCSRCADDR | DCMD_FLOWTRG |
|
|
DCMD_BURST32 | DCMD_WIDTH4,
|
|
};
|
|
|
|
static struct pxa2xx_pcm_dma_params pxa2xx_i2s_pcm_stereo_in = {
|
|
.name = "I2S PCM Stereo in",
|
|
.dev_addr = __PREG(SADR),
|
|
.drcmr = &DRCMRRXSADR,
|
|
.dcmd = DCMD_INCTRGADDR | DCMD_FLOWSRC |
|
|
DCMD_BURST32 | DCMD_WIDTH4,
|
|
};
|
|
|
|
static struct pxa2xx_gpio gpio_bus[] = {
|
|
{ /* I2S SoC Slave */
|
|
.rx = GPIO29_SDATA_IN_I2S_MD,
|
|
.tx = GPIO30_SDATA_OUT_I2S_MD,
|
|
.clk = GPIO28_BITCLK_IN_I2S_MD,
|
|
.frm = GPIO31_SYNC_I2S_MD,
|
|
},
|
|
{ /* I2S SoC Master */
|
|
#ifdef CONFIG_PXA27x
|
|
.sys = GPIO113_I2S_SYSCLK_MD,
|
|
#else
|
|
.sys = GPIO32_SYSCLK_I2S_MD,
|
|
#endif
|
|
.rx = GPIO29_SDATA_IN_I2S_MD,
|
|
.tx = GPIO30_SDATA_OUT_I2S_MD,
|
|
.clk = GPIO28_BITCLK_OUT_I2S_MD,
|
|
.frm = GPIO31_SYNC_I2S_MD,
|
|
},
|
|
};
|
|
|
|
static int pxa2xx_i2s_startup(struct snd_pcm_substream *substream)
|
|
{
|
|
struct snd_soc_pcm_runtime *rtd = substream->private_data;
|
|
struct snd_soc_cpu_dai *cpu_dai = rtd->dai->cpu_dai;
|
|
|
|
if (!cpu_dai->active) {
|
|
SACR0 |= SACR0_RST;
|
|
SACR0 = 0;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* wait for I2S controller to be ready */
|
|
static int pxa_i2s_wait(void)
|
|
{
|
|
int i;
|
|
|
|
/* flush the Rx FIFO */
|
|
for(i = 0; i < 16; i++)
|
|
SADR;
|
|
return 0;
|
|
}
|
|
|
|
static int pxa2xx_i2s_set_dai_fmt(struct snd_soc_cpu_dai *cpu_dai,
|
|
unsigned int fmt)
|
|
{
|
|
/* interface format */
|
|
switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
|
|
case SND_SOC_DAIFMT_I2S:
|
|
pxa_i2s.fmt = 0;
|
|
break;
|
|
case SND_SOC_DAIFMT_LEFT_J:
|
|
pxa_i2s.fmt = SACR1_AMSL;
|
|
break;
|
|
}
|
|
|
|
switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
|
|
case SND_SOC_DAIFMT_CBS_CFS:
|
|
pxa_i2s.master = 1;
|
|
break;
|
|
case SND_SOC_DAIFMT_CBM_CFS:
|
|
pxa_i2s.master = 0;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int pxa2xx_i2s_set_dai_sysclk(struct snd_soc_cpu_dai *cpu_dai,
|
|
int clk_id, unsigned int freq, int dir)
|
|
{
|
|
if (clk_id != PXA2XX_I2S_SYSCLK)
|
|
return -ENODEV;
|
|
|
|
if (pxa_i2s.master && dir == SND_SOC_CLOCK_OUT)
|
|
pxa_gpio_mode(gpio_bus[pxa_i2s.master].sys);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pxa2xx_i2s_hw_params(struct snd_pcm_substream *substream,
|
|
struct snd_pcm_hw_params *params)
|
|
{
|
|
struct snd_soc_pcm_runtime *rtd = substream->private_data;
|
|
struct snd_soc_cpu_dai *cpu_dai = rtd->dai->cpu_dai;
|
|
|
|
pxa_gpio_mode(gpio_bus[pxa_i2s.master].rx);
|
|
pxa_gpio_mode(gpio_bus[pxa_i2s.master].tx);
|
|
pxa_gpio_mode(gpio_bus[pxa_i2s.master].frm);
|
|
pxa_gpio_mode(gpio_bus[pxa_i2s.master].clk);
|
|
pxa_set_cken(CKEN_I2S, 1);
|
|
pxa_i2s_wait();
|
|
|
|
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
|
|
cpu_dai->dma_data = &pxa2xx_i2s_pcm_stereo_out;
|
|
else
|
|
cpu_dai->dma_data = &pxa2xx_i2s_pcm_stereo_in;
|
|
|
|
/* is port used by another stream */
|
|
if (!(SACR0 & SACR0_ENB)) {
|
|
|
|
SACR0 = 0;
|
|
SACR1 = 0;
|
|
if (pxa_i2s.master)
|
|
SACR0 |= SACR0_BCKD;
|
|
|
|
SACR0 |= SACR0_RFTH(14) | SACR0_TFTH(1);
|
|
SACR1 |= pxa_i2s.fmt;
|
|
}
|
|
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
|
|
SAIMR |= SAIMR_TFS;
|
|
else
|
|
SAIMR |= SAIMR_RFS;
|
|
|
|
switch (params_rate(params)) {
|
|
case 8000:
|
|
SADIV = 0x48;
|
|
break;
|
|
case 11025:
|
|
SADIV = 0x34;
|
|
break;
|
|
case 16000:
|
|
SADIV = 0x24;
|
|
break;
|
|
case 22050:
|
|
SADIV = 0x1a;
|
|
break;
|
|
case 44100:
|
|
SADIV = 0xd;
|
|
break;
|
|
case 48000:
|
|
SADIV = 0xc;
|
|
break;
|
|
case 96000: /* not in manual and possibly slightly inaccurate */
|
|
SADIV = 0x6;
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pxa2xx_i2s_trigger(struct snd_pcm_substream *substream, int cmd)
|
|
{
|
|
int ret = 0;
|
|
|
|
switch (cmd) {
|
|
case SNDRV_PCM_TRIGGER_START:
|
|
SACR0 |= SACR0_ENB;
|
|
break;
|
|
case SNDRV_PCM_TRIGGER_RESUME:
|
|
case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
|
|
case SNDRV_PCM_TRIGGER_STOP:
|
|
case SNDRV_PCM_TRIGGER_SUSPEND:
|
|
case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
|
|
break;
|
|
default:
|
|
ret = -EINVAL;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void pxa2xx_i2s_shutdown(struct snd_pcm_substream *substream)
|
|
{
|
|
if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
|
|
SACR1 |= SACR1_DRPL;
|
|
SAIMR &= ~SAIMR_TFS;
|
|
} else {
|
|
SACR1 |= SACR1_DREC;
|
|
SAIMR &= ~SAIMR_RFS;
|
|
}
|
|
|
|
if (SACR1 & (SACR1_DREC | SACR1_DRPL)) {
|
|
SACR0 &= ~SACR0_ENB;
|
|
pxa_i2s_wait();
|
|
pxa_set_cken(CKEN_I2S, 0);
|
|
}
|
|
}
|
|
|
|
#ifdef CONFIG_PM
|
|
static int pxa2xx_i2s_suspend(struct platform_device *dev,
|
|
struct snd_soc_cpu_dai *dai)
|
|
{
|
|
if (!dai->active)
|
|
return 0;
|
|
|
|
/* store registers */
|
|
pxa_i2s.sacr0 = SACR0;
|
|
pxa_i2s.sacr1 = SACR1;
|
|
pxa_i2s.saimr = SAIMR;
|
|
pxa_i2s.sadiv = SADIV;
|
|
|
|
/* deactivate link */
|
|
SACR0 &= ~SACR0_ENB;
|
|
pxa_i2s_wait();
|
|
return 0;
|
|
}
|
|
|
|
static int pxa2xx_i2s_resume(struct platform_device *pdev,
|
|
struct snd_soc_cpu_dai *dai)
|
|
{
|
|
if (!dai->active)
|
|
return 0;
|
|
|
|
pxa_i2s_wait();
|
|
|
|
SACR0 = pxa_i2s.sacr0 &= ~SACR0_ENB;
|
|
SACR1 = pxa_i2s.sacr1;
|
|
SAIMR = pxa_i2s.saimr;
|
|
SADIV = pxa_i2s.sadiv;
|
|
SACR0 |= SACR0_ENB;
|
|
|
|
return 0;
|
|
}
|
|
|
|
#else
|
|
#define pxa2xx_i2s_suspend NULL
|
|
#define pxa2xx_i2s_resume NULL
|
|
#endif
|
|
|
|
#define PXA2XX_I2S_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_11025 |\
|
|
SNDRV_PCM_RATE_16000 | SNDRV_PCM_RATE_22050 | SNDRV_PCM_RATE_44100 | \
|
|
SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_96000)
|
|
|
|
struct snd_soc_cpu_dai pxa_i2s_dai = {
|
|
.name = "pxa2xx-i2s",
|
|
.id = 0,
|
|
.type = SND_SOC_DAI_I2S,
|
|
.suspend = pxa2xx_i2s_suspend,
|
|
.resume = pxa2xx_i2s_resume,
|
|
.playback = {
|
|
.channels_min = 2,
|
|
.channels_max = 2,
|
|
.rates = PXA2XX_I2S_RATES,
|
|
.formats = SNDRV_PCM_FMTBIT_S16_LE,},
|
|
.capture = {
|
|
.channels_min = 2,
|
|
.channels_max = 2,
|
|
.rates = PXA2XX_I2S_RATES,
|
|
.formats = SNDRV_PCM_FMTBIT_S16_LE,},
|
|
.ops = {
|
|
.startup = pxa2xx_i2s_startup,
|
|
.shutdown = pxa2xx_i2s_shutdown,
|
|
.trigger = pxa2xx_i2s_trigger,
|
|
.hw_params = pxa2xx_i2s_hw_params,},
|
|
.dai_ops = {
|
|
.set_fmt = pxa2xx_i2s_set_dai_fmt,
|
|
.set_sysclk = pxa2xx_i2s_set_dai_sysclk,
|
|
},
|
|
};
|
|
|
|
EXPORT_SYMBOL_GPL(pxa_i2s_dai);
|
|
|
|
/* Module information */
|
|
MODULE_AUTHOR("Liam Girdwood, liam.girdwood@wolfsonmicro.com, www.wolfsonmicro.com");
|
|
MODULE_DESCRIPTION("pxa2xx I2S SoC Interface");
|
|
MODULE_LICENSE("GPL");
|