f78eae2e6f
The scheduling domain hierarchy is: all cpus --> cpus that share an instruction cache --> cpus that share an integer execution unit Signed-off-by: David S. Miller <davem@davemloft.net>
19 lines
601 B
C
19 lines
601 B
C
#ifndef _ASM_SPARC64_TOPOLOGY_H
|
|
#define _ASM_SPARC64_TOPOLOGY_H
|
|
|
|
#ifdef CONFIG_SMP
|
|
#include <asm/spitfire.h>
|
|
|
|
#define topology_physical_package_id(cpu) (cpu_data(cpu).proc_id)
|
|
#define topology_core_id(cpu) (cpu_data(cpu).core_id)
|
|
#define topology_core_siblings(cpu) (cpu_core_map[cpu])
|
|
#define topology_thread_siblings(cpu) (cpu_sibling_map[cpu])
|
|
#define mc_capable() (tlb_type == hypervisor)
|
|
#define smt_capable() (tlb_type == hypervisor)
|
|
#endif /* CONFIG_SMP */
|
|
|
|
#include <asm-generic/topology.h>
|
|
|
|
#define cpu_coregroup_map(cpu) (cpu_core_map[cpu])
|
|
|
|
#endif /* _ASM_SPARC64_TOPOLOGY_H */
|