192 lines
5.1 KiB
C
192 lines
5.1 KiB
C
#ifndef PINCTRL_PINCTRL_NOMADIK_H
|
|
#define PINCTRL_PINCTRL_NOMADIK_H
|
|
|
|
/* Package definitions */
|
|
#define PINCTRL_NMK_STN8815 0
|
|
#define PINCTRL_NMK_DB8500 1
|
|
#define PINCTRL_NMK_DB8540 2
|
|
|
|
/* Alternate functions: function C is set in hw by setting both A and B */
|
|
#define NMK_GPIO_ALT_GPIO 0
|
|
#define NMK_GPIO_ALT_A 1
|
|
#define NMK_GPIO_ALT_B 2
|
|
#define NMK_GPIO_ALT_C (NMK_GPIO_ALT_A | NMK_GPIO_ALT_B)
|
|
|
|
#define NMK_GPIO_ALT_CX_SHIFT 2
|
|
#define NMK_GPIO_ALT_C1 ((1<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
|
|
#define NMK_GPIO_ALT_C2 ((2<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
|
|
#define NMK_GPIO_ALT_C3 ((3<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
|
|
#define NMK_GPIO_ALT_C4 ((4<<NMK_GPIO_ALT_CX_SHIFT) | NMK_GPIO_ALT_C)
|
|
|
|
#define PRCM_GPIOCR_ALTCX(pin_num,\
|
|
altc1_used, altc1_ri, altc1_cb,\
|
|
altc2_used, altc2_ri, altc2_cb,\
|
|
altc3_used, altc3_ri, altc3_cb,\
|
|
altc4_used, altc4_ri, altc4_cb)\
|
|
{\
|
|
.pin = pin_num,\
|
|
.altcx[PRCM_IDX_GPIOCR_ALTC1] = {\
|
|
.used = altc1_used,\
|
|
.reg_index = altc1_ri,\
|
|
.control_bit = altc1_cb\
|
|
},\
|
|
.altcx[PRCM_IDX_GPIOCR_ALTC2] = {\
|
|
.used = altc2_used,\
|
|
.reg_index = altc2_ri,\
|
|
.control_bit = altc2_cb\
|
|
},\
|
|
.altcx[PRCM_IDX_GPIOCR_ALTC3] = {\
|
|
.used = altc3_used,\
|
|
.reg_index = altc3_ri,\
|
|
.control_bit = altc3_cb\
|
|
},\
|
|
.altcx[PRCM_IDX_GPIOCR_ALTC4] = {\
|
|
.used = altc4_used,\
|
|
.reg_index = altc4_ri,\
|
|
.control_bit = altc4_cb\
|
|
},\
|
|
}
|
|
|
|
/**
|
|
* enum prcm_gpiocr_reg_index
|
|
* Used to reference an PRCM GPIOCR register address.
|
|
*/
|
|
enum prcm_gpiocr_reg_index {
|
|
PRCM_IDX_GPIOCR1,
|
|
PRCM_IDX_GPIOCR2,
|
|
PRCM_IDX_GPIOCR3
|
|
};
|
|
/**
|
|
* enum prcm_gpiocr_altcx_index
|
|
* Used to reference an Other alternate-C function.
|
|
*/
|
|
enum prcm_gpiocr_altcx_index {
|
|
PRCM_IDX_GPIOCR_ALTC1,
|
|
PRCM_IDX_GPIOCR_ALTC2,
|
|
PRCM_IDX_GPIOCR_ALTC3,
|
|
PRCM_IDX_GPIOCR_ALTC4,
|
|
PRCM_IDX_GPIOCR_ALTC_MAX,
|
|
};
|
|
|
|
/**
|
|
* struct prcm_gpio_altcx - Other alternate-C function
|
|
* @used: other alternate-C function availability
|
|
* @reg_index: PRCM GPIOCR register index used to control the function
|
|
* @control_bit: PRCM GPIOCR bit used to control the function
|
|
*/
|
|
struct prcm_gpiocr_altcx {
|
|
bool used:1;
|
|
u8 reg_index:2;
|
|
u8 control_bit:5;
|
|
} __packed;
|
|
|
|
/**
|
|
* struct prcm_gpio_altcx_pin_desc - Other alternate-C pin
|
|
* @pin: The pin number
|
|
* @altcx: array of other alternate-C[1-4] functions
|
|
*/
|
|
struct prcm_gpiocr_altcx_pin_desc {
|
|
unsigned short pin;
|
|
struct prcm_gpiocr_altcx altcx[PRCM_IDX_GPIOCR_ALTC_MAX];
|
|
};
|
|
|
|
/**
|
|
* struct nmk_function - Nomadik pinctrl mux function
|
|
* @name: The name of the function, exported to pinctrl core.
|
|
* @groups: An array of pin groups that may select this function.
|
|
* @ngroups: The number of entries in @groups.
|
|
*/
|
|
struct nmk_function {
|
|
const char *name;
|
|
const char * const *groups;
|
|
unsigned ngroups;
|
|
};
|
|
|
|
/**
|
|
* struct nmk_pingroup - describes a Nomadik pin group
|
|
* @name: the name of this specific pin group
|
|
* @pins: an array of discrete physical pins used in this group, taken
|
|
* from the driver-local pin enumeration space
|
|
* @num_pins: the number of pins in this group array, i.e. the number of
|
|
* elements in .pins so we can iterate over that array
|
|
* @altsetting: the altsetting to apply to all pins in this group to
|
|
* configure them to be used by a function
|
|
*/
|
|
struct nmk_pingroup {
|
|
const char *name;
|
|
const unsigned int *pins;
|
|
const unsigned npins;
|
|
int altsetting;
|
|
};
|
|
|
|
/**
|
|
* struct nmk_pinctrl_soc_data - Nomadik pin controller per-SoC configuration
|
|
* @gpio_ranges: An array of GPIO ranges for this SoC
|
|
* @gpio_num_ranges: The number of GPIO ranges for this SoC
|
|
* @pins: An array describing all pins the pin controller affects.
|
|
* All pins which are also GPIOs must be listed first within the
|
|
* array, and be numbered identically to the GPIO controller's
|
|
* numbering.
|
|
* @npins: The number of entries in @pins.
|
|
* @functions: The functions supported on this SoC.
|
|
* @nfunction: The number of entries in @functions.
|
|
* @groups: An array describing all pin groups the pin SoC supports.
|
|
* @ngroups: The number of entries in @groups.
|
|
* @altcx_pins: The pins that support Other alternate-C function on this SoC
|
|
* @npins_altcx: The number of Other alternate-C pins
|
|
* @prcm_gpiocr_registers: The array of PRCM GPIOCR registers on this SoC
|
|
*/
|
|
struct nmk_pinctrl_soc_data {
|
|
struct pinctrl_gpio_range *gpio_ranges;
|
|
unsigned gpio_num_ranges;
|
|
const struct pinctrl_pin_desc *pins;
|
|
unsigned npins;
|
|
const struct nmk_function *functions;
|
|
unsigned nfunctions;
|
|
const struct nmk_pingroup *groups;
|
|
unsigned ngroups;
|
|
const struct prcm_gpiocr_altcx_pin_desc *altcx_pins;
|
|
unsigned npins_altcx;
|
|
const u16 *prcm_gpiocr_registers;
|
|
};
|
|
|
|
#ifdef CONFIG_PINCTRL_STN8815
|
|
|
|
void nmk_pinctrl_stn8815_init(const struct nmk_pinctrl_soc_data **soc);
|
|
|
|
#else
|
|
|
|
static inline void
|
|
nmk_pinctrl_stn8815_init(const struct nmk_pinctrl_soc_data **soc)
|
|
{
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_PINCTRL_DB8500
|
|
|
|
void nmk_pinctrl_db8500_init(const struct nmk_pinctrl_soc_data **soc);
|
|
|
|
#else
|
|
|
|
static inline void
|
|
nmk_pinctrl_db8500_init(const struct nmk_pinctrl_soc_data **soc)
|
|
{
|
|
}
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_PINCTRL_DB8540
|
|
|
|
void nmk_pinctrl_db8540_init(const struct nmk_pinctrl_soc_data **soc);
|
|
|
|
#else
|
|
|
|
static inline void
|
|
nmk_pinctrl_db8540_init(const struct nmk_pinctrl_soc_data **soc)
|
|
{
|
|
}
|
|
|
|
#endif
|
|
|
|
#endif /* PINCTRL_PINCTRL_NOMADIK_H */
|