2250 lines
69 KiB
C
2250 lines
69 KiB
C
/*
|
|
* Pinctrl data for the NVIDIA Tegra20 pinmux
|
|
*
|
|
* Copyright (c) 2011-2012, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Derived from code:
|
|
* Copyright (C) 2010 Google, Inc.
|
|
* Copyright (C) 2010 NVIDIA Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/pinctrl/pinctrl.h>
|
|
#include <linux/pinctrl/pinmux.h>
|
|
|
|
#include "pinctrl-tegra.h"
|
|
|
|
/*
|
|
* Most pins affected by the pinmux can also be GPIOs. Define these first.
|
|
* These must match how the GPIO driver names/numbers its pins.
|
|
*/
|
|
#define _GPIO(offset) (offset)
|
|
|
|
#define TEGRA_PIN_VI_GP6_PA0 _GPIO(0)
|
|
#define TEGRA_PIN_UART3_CTS_N_PA1 _GPIO(1)
|
|
#define TEGRA_PIN_DAP2_FS_PA2 _GPIO(2)
|
|
#define TEGRA_PIN_DAP2_SCLK_PA3 _GPIO(3)
|
|
#define TEGRA_PIN_DAP2_DIN_PA4 _GPIO(4)
|
|
#define TEGRA_PIN_DAP2_DOUT_PA5 _GPIO(5)
|
|
#define TEGRA_PIN_SDIO3_CLK_PA6 _GPIO(6)
|
|
#define TEGRA_PIN_SDIO3_CMD_PA7 _GPIO(7)
|
|
#define TEGRA_PIN_GMI_AD17_PB0 _GPIO(8)
|
|
#define TEGRA_PIN_GMI_AD18_PB1 _GPIO(9)
|
|
#define TEGRA_PIN_LCD_PWR0_PB2 _GPIO(10)
|
|
#define TEGRA_PIN_LCD_PCLK_PB3 _GPIO(11)
|
|
#define TEGRA_PIN_SDIO3_DAT3_PB4 _GPIO(12)
|
|
#define TEGRA_PIN_SDIO3_DAT2_PB5 _GPIO(13)
|
|
#define TEGRA_PIN_SDIO3_DAT1_PB6 _GPIO(14)
|
|
#define TEGRA_PIN_SDIO3_DAT0_PB7 _GPIO(15)
|
|
#define TEGRA_PIN_UART3_RTS_N_PC0 _GPIO(16)
|
|
#define TEGRA_PIN_LCD_PWR1_PC1 _GPIO(17)
|
|
#define TEGRA_PIN_UART2_TXD_PC2 _GPIO(18)
|
|
#define TEGRA_PIN_UART2_RXD_PC3 _GPIO(19)
|
|
#define TEGRA_PIN_GEN1_I2C_SCL_PC4 _GPIO(20)
|
|
#define TEGRA_PIN_GEN1_I2C_SDA_PC5 _GPIO(21)
|
|
#define TEGRA_PIN_LCD_PWR2_PC6 _GPIO(22)
|
|
#define TEGRA_PIN_GMI_WP_N_PC7 _GPIO(23)
|
|
#define TEGRA_PIN_SDIO3_DAT5_PD0 _GPIO(24)
|
|
#define TEGRA_PIN_SDIO3_DAT4_PD1 _GPIO(25)
|
|
#define TEGRA_PIN_VI_GP5_PD2 _GPIO(26)
|
|
#define TEGRA_PIN_SDIO3_DAT6_PD3 _GPIO(27)
|
|
#define TEGRA_PIN_SDIO3_DAT7_PD4 _GPIO(28)
|
|
#define TEGRA_PIN_VI_D1_PD5 _GPIO(29)
|
|
#define TEGRA_PIN_VI_VSYNC_PD6 _GPIO(30)
|
|
#define TEGRA_PIN_VI_HSYNC_PD7 _GPIO(31)
|
|
#define TEGRA_PIN_LCD_D0_PE0 _GPIO(32)
|
|
#define TEGRA_PIN_LCD_D1_PE1 _GPIO(33)
|
|
#define TEGRA_PIN_LCD_D2_PE2 _GPIO(34)
|
|
#define TEGRA_PIN_LCD_D3_PE3 _GPIO(35)
|
|
#define TEGRA_PIN_LCD_D4_PE4 _GPIO(36)
|
|
#define TEGRA_PIN_LCD_D5_PE5 _GPIO(37)
|
|
#define TEGRA_PIN_LCD_D6_PE6 _GPIO(38)
|
|
#define TEGRA_PIN_LCD_D7_PE7 _GPIO(39)
|
|
#define TEGRA_PIN_LCD_D8_PF0 _GPIO(40)
|
|
#define TEGRA_PIN_LCD_D9_PF1 _GPIO(41)
|
|
#define TEGRA_PIN_LCD_D10_PF2 _GPIO(42)
|
|
#define TEGRA_PIN_LCD_D11_PF3 _GPIO(43)
|
|
#define TEGRA_PIN_LCD_D12_PF4 _GPIO(44)
|
|
#define TEGRA_PIN_LCD_D13_PF5 _GPIO(45)
|
|
#define TEGRA_PIN_LCD_D14_PF6 _GPIO(46)
|
|
#define TEGRA_PIN_LCD_D15_PF7 _GPIO(47)
|
|
#define TEGRA_PIN_GMI_AD0_PG0 _GPIO(48)
|
|
#define TEGRA_PIN_GMI_AD1_PG1 _GPIO(49)
|
|
#define TEGRA_PIN_GMI_AD2_PG2 _GPIO(50)
|
|
#define TEGRA_PIN_GMI_AD3_PG3 _GPIO(51)
|
|
#define TEGRA_PIN_GMI_AD4_PG4 _GPIO(52)
|
|
#define TEGRA_PIN_GMI_AD5_PG5 _GPIO(53)
|
|
#define TEGRA_PIN_GMI_AD6_PG6 _GPIO(54)
|
|
#define TEGRA_PIN_GMI_AD7_PG7 _GPIO(55)
|
|
#define TEGRA_PIN_GMI_AD8_PH0 _GPIO(56)
|
|
#define TEGRA_PIN_GMI_AD9_PH1 _GPIO(57)
|
|
#define TEGRA_PIN_GMI_AD10_PH2 _GPIO(58)
|
|
#define TEGRA_PIN_GMI_AD11_PH3 _GPIO(59)
|
|
#define TEGRA_PIN_GMI_AD12_PH4 _GPIO(60)
|
|
#define TEGRA_PIN_GMI_AD13_PH5 _GPIO(61)
|
|
#define TEGRA_PIN_GMI_AD14_PH6 _GPIO(62)
|
|
#define TEGRA_PIN_GMI_AD15_PH7 _GPIO(63)
|
|
#define TEGRA_PIN_GMI_HIOW_N_PI0 _GPIO(64)
|
|
#define TEGRA_PIN_GMI_HIOR_N_PI1 _GPIO(65)
|
|
#define TEGRA_PIN_GMI_CS5_N_PI2 _GPIO(66)
|
|
#define TEGRA_PIN_GMI_CS6_N_PI3 _GPIO(67)
|
|
#define TEGRA_PIN_GMI_RST_N_PI4 _GPIO(68)
|
|
#define TEGRA_PIN_GMI_IORDY_PI5 _GPIO(69)
|
|
#define TEGRA_PIN_GMI_CS7_N_PI6 _GPIO(70)
|
|
#define TEGRA_PIN_GMI_WAIT_PI7 _GPIO(71)
|
|
#define TEGRA_PIN_GMI_CS0_N_PJ0 _GPIO(72)
|
|
#define TEGRA_PIN_LCD_DE_PJ1 _GPIO(73)
|
|
#define TEGRA_PIN_GMI_CS1_N_PJ2 _GPIO(74)
|
|
#define TEGRA_PIN_LCD_HSYNC_PJ3 _GPIO(75)
|
|
#define TEGRA_PIN_LCD_VSYNC_PJ4 _GPIO(76)
|
|
#define TEGRA_PIN_UART2_CTS_N_PJ5 _GPIO(77)
|
|
#define TEGRA_PIN_UART2_RTS_N_PJ6 _GPIO(78)
|
|
#define TEGRA_PIN_GMI_AD16_PJ7 _GPIO(79)
|
|
#define TEGRA_PIN_GMI_ADV_N_PK0 _GPIO(80)
|
|
#define TEGRA_PIN_GMI_CLK_PK1 _GPIO(81)
|
|
#define TEGRA_PIN_GMI_CS4_N_PK2 _GPIO(82)
|
|
#define TEGRA_PIN_GMI_CS2_N_PK3 _GPIO(83)
|
|
#define TEGRA_PIN_GMI_CS3_N_PK4 _GPIO(84)
|
|
#define TEGRA_PIN_SPDIF_OUT_PK5 _GPIO(85)
|
|
#define TEGRA_PIN_SPDIF_IN_PK6 _GPIO(86)
|
|
#define TEGRA_PIN_GMI_AD19_PK7 _GPIO(87)
|
|
#define TEGRA_PIN_VI_D2_PL0 _GPIO(88)
|
|
#define TEGRA_PIN_VI_D3_PL1 _GPIO(89)
|
|
#define TEGRA_PIN_VI_D4_PL2 _GPIO(90)
|
|
#define TEGRA_PIN_VI_D5_PL3 _GPIO(91)
|
|
#define TEGRA_PIN_VI_D6_PL4 _GPIO(92)
|
|
#define TEGRA_PIN_VI_D7_PL5 _GPIO(93)
|
|
#define TEGRA_PIN_VI_D8_PL6 _GPIO(94)
|
|
#define TEGRA_PIN_VI_D9_PL7 _GPIO(95)
|
|
#define TEGRA_PIN_LCD_D16_PM0 _GPIO(96)
|
|
#define TEGRA_PIN_LCD_D17_PM1 _GPIO(97)
|
|
#define TEGRA_PIN_LCD_D18_PM2 _GPIO(98)
|
|
#define TEGRA_PIN_LCD_D19_PM3 _GPIO(99)
|
|
#define TEGRA_PIN_LCD_D20_PM4 _GPIO(100)
|
|
#define TEGRA_PIN_LCD_D21_PM5 _GPIO(101)
|
|
#define TEGRA_PIN_LCD_D22_PM6 _GPIO(102)
|
|
#define TEGRA_PIN_LCD_D23_PM7 _GPIO(103)
|
|
#define TEGRA_PIN_DAP1_FS_PN0 _GPIO(104)
|
|
#define TEGRA_PIN_DAP1_DIN_PN1 _GPIO(105)
|
|
#define TEGRA_PIN_DAP1_DOUT_PN2 _GPIO(106)
|
|
#define TEGRA_PIN_DAP1_SCLK_PN3 _GPIO(107)
|
|
#define TEGRA_PIN_LCD_CS0_N_PN4 _GPIO(108)
|
|
#define TEGRA_PIN_LCD_SDOUT_PN5 _GPIO(109)
|
|
#define TEGRA_PIN_LCD_DC0_PN6 _GPIO(110)
|
|
#define TEGRA_PIN_HDMI_INT_N_PN7 _GPIO(111)
|
|
#define TEGRA_PIN_ULPI_DATA7_PO0 _GPIO(112)
|
|
#define TEGRA_PIN_ULPI_DATA0_PO1 _GPIO(113)
|
|
#define TEGRA_PIN_ULPI_DATA1_PO2 _GPIO(114)
|
|
#define TEGRA_PIN_ULPI_DATA2_PO3 _GPIO(115)
|
|
#define TEGRA_PIN_ULPI_DATA3_PO4 _GPIO(116)
|
|
#define TEGRA_PIN_ULPI_DATA4_PO5 _GPIO(117)
|
|
#define TEGRA_PIN_ULPI_DATA5_PO6 _GPIO(118)
|
|
#define TEGRA_PIN_ULPI_DATA6_PO7 _GPIO(119)
|
|
#define TEGRA_PIN_DAP3_FS_PP0 _GPIO(120)
|
|
#define TEGRA_PIN_DAP3_DIN_PP1 _GPIO(121)
|
|
#define TEGRA_PIN_DAP3_DOUT_PP2 _GPIO(122)
|
|
#define TEGRA_PIN_DAP3_SCLK_PP3 _GPIO(123)
|
|
#define TEGRA_PIN_DAP4_FS_PP4 _GPIO(124)
|
|
#define TEGRA_PIN_DAP4_DIN_PP5 _GPIO(125)
|
|
#define TEGRA_PIN_DAP4_DOUT_PP6 _GPIO(126)
|
|
#define TEGRA_PIN_DAP4_SCLK_PP7 _GPIO(127)
|
|
#define TEGRA_PIN_KB_COL0_PQ0 _GPIO(128)
|
|
#define TEGRA_PIN_KB_COL1_PQ1 _GPIO(129)
|
|
#define TEGRA_PIN_KB_COL2_PQ2 _GPIO(130)
|
|
#define TEGRA_PIN_KB_COL3_PQ3 _GPIO(131)
|
|
#define TEGRA_PIN_KB_COL4_PQ4 _GPIO(132)
|
|
#define TEGRA_PIN_KB_COL5_PQ5 _GPIO(133)
|
|
#define TEGRA_PIN_KB_COL6_PQ6 _GPIO(134)
|
|
#define TEGRA_PIN_KB_COL7_PQ7 _GPIO(135)
|
|
#define TEGRA_PIN_KB_ROW0_PR0 _GPIO(136)
|
|
#define TEGRA_PIN_KB_ROW1_PR1 _GPIO(137)
|
|
#define TEGRA_PIN_KB_ROW2_PR2 _GPIO(138)
|
|
#define TEGRA_PIN_KB_ROW3_PR3 _GPIO(139)
|
|
#define TEGRA_PIN_KB_ROW4_PR4 _GPIO(140)
|
|
#define TEGRA_PIN_KB_ROW5_PR5 _GPIO(141)
|
|
#define TEGRA_PIN_KB_ROW6_PR6 _GPIO(142)
|
|
#define TEGRA_PIN_KB_ROW7_PR7 _GPIO(143)
|
|
#define TEGRA_PIN_KB_ROW8_PS0 _GPIO(144)
|
|
#define TEGRA_PIN_KB_ROW9_PS1 _GPIO(145)
|
|
#define TEGRA_PIN_KB_ROW10_PS2 _GPIO(146)
|
|
#define TEGRA_PIN_KB_ROW11_PS3 _GPIO(147)
|
|
#define TEGRA_PIN_KB_ROW12_PS4 _GPIO(148)
|
|
#define TEGRA_PIN_KB_ROW13_PS5 _GPIO(149)
|
|
#define TEGRA_PIN_KB_ROW14_PS6 _GPIO(150)
|
|
#define TEGRA_PIN_KB_ROW15_PS7 _GPIO(151)
|
|
#define TEGRA_PIN_VI_PCLK_PT0 _GPIO(152)
|
|
#define TEGRA_PIN_VI_MCLK_PT1 _GPIO(153)
|
|
#define TEGRA_PIN_VI_D10_PT2 _GPIO(154)
|
|
#define TEGRA_PIN_VI_D11_PT3 _GPIO(155)
|
|
#define TEGRA_PIN_VI_D0_PT4 _GPIO(156)
|
|
#define TEGRA_PIN_GEN2_I2C_SCL_PT5 _GPIO(157)
|
|
#define TEGRA_PIN_GEN2_I2C_SDA_PT6 _GPIO(158)
|
|
#define TEGRA_PIN_GMI_DPD_PT7 _GPIO(159)
|
|
#define TEGRA_PIN_PU0 _GPIO(160)
|
|
#define TEGRA_PIN_PU1 _GPIO(161)
|
|
#define TEGRA_PIN_PU2 _GPIO(162)
|
|
#define TEGRA_PIN_PU3 _GPIO(163)
|
|
#define TEGRA_PIN_PU4 _GPIO(164)
|
|
#define TEGRA_PIN_PU5 _GPIO(165)
|
|
#define TEGRA_PIN_PU6 _GPIO(166)
|
|
#define TEGRA_PIN_JTAG_RTCK_PU7 _GPIO(167)
|
|
#define TEGRA_PIN_PV0 _GPIO(168)
|
|
#define TEGRA_PIN_PV1 _GPIO(169)
|
|
#define TEGRA_PIN_PV2 _GPIO(170)
|
|
#define TEGRA_PIN_PV3 _GPIO(171)
|
|
#define TEGRA_PIN_PV4 _GPIO(172)
|
|
#define TEGRA_PIN_PV5 _GPIO(173)
|
|
#define TEGRA_PIN_PV6 _GPIO(174)
|
|
#define TEGRA_PIN_LCD_DC1_PV7 _GPIO(175)
|
|
#define TEGRA_PIN_LCD_CS1_N_PW0 _GPIO(176)
|
|
#define TEGRA_PIN_LCD_M1_PW1 _GPIO(177)
|
|
#define TEGRA_PIN_SPI2_CS1_N_PW2 _GPIO(178)
|
|
#define TEGRA_PIN_SPI2_CS2_N_PW3 _GPIO(179)
|
|
#define TEGRA_PIN_DAP_MCLK1_PW4 _GPIO(180)
|
|
#define TEGRA_PIN_DAP_MCLK2_PW5 _GPIO(181)
|
|
#define TEGRA_PIN_UART3_TXD_PW6 _GPIO(182)
|
|
#define TEGRA_PIN_UART3_RXD_PW7 _GPIO(183)
|
|
#define TEGRA_PIN_SPI2_MOSI_PX0 _GPIO(184)
|
|
#define TEGRA_PIN_SPI2_MISO_PX1 _GPIO(185)
|
|
#define TEGRA_PIN_SPI2_SCK_PX2 _GPIO(186)
|
|
#define TEGRA_PIN_SPI2_CS0_N_PX3 _GPIO(187)
|
|
#define TEGRA_PIN_SPI1_MOSI_PX4 _GPIO(188)
|
|
#define TEGRA_PIN_SPI1_SCK_PX5 _GPIO(189)
|
|
#define TEGRA_PIN_SPI1_CS0_N_PX6 _GPIO(190)
|
|
#define TEGRA_PIN_SPI1_MISO_PX7 _GPIO(191)
|
|
#define TEGRA_PIN_ULPI_CLK_PY0 _GPIO(192)
|
|
#define TEGRA_PIN_ULPI_DIR_PY1 _GPIO(193)
|
|
#define TEGRA_PIN_ULPI_NXT_PY2 _GPIO(194)
|
|
#define TEGRA_PIN_ULPI_STP_PY3 _GPIO(195)
|
|
#define TEGRA_PIN_SDIO1_DAT3_PY4 _GPIO(196)
|
|
#define TEGRA_PIN_SDIO1_DAT2_PY5 _GPIO(197)
|
|
#define TEGRA_PIN_SDIO1_DAT1_PY6 _GPIO(198)
|
|
#define TEGRA_PIN_SDIO1_DAT0_PY7 _GPIO(199)
|
|
#define TEGRA_PIN_SDIO1_CLK_PZ0 _GPIO(200)
|
|
#define TEGRA_PIN_SDIO1_CMD_PZ1 _GPIO(201)
|
|
#define TEGRA_PIN_LCD_SDIN_PZ2 _GPIO(202)
|
|
#define TEGRA_PIN_LCD_WR_N_PZ3 _GPIO(203)
|
|
#define TEGRA_PIN_LCD_SCK_PZ4 _GPIO(204)
|
|
#define TEGRA_PIN_SYS_CLK_REQ_PZ5 _GPIO(205)
|
|
#define TEGRA_PIN_PWR_I2C_SCL_PZ6 _GPIO(206)
|
|
#define TEGRA_PIN_PWR_I2C_SDA_PZ7 _GPIO(207)
|
|
#define TEGRA_PIN_GMI_AD20_PAA0 _GPIO(208)
|
|
#define TEGRA_PIN_GMI_AD21_PAA1 _GPIO(209)
|
|
#define TEGRA_PIN_GMI_AD22_PAA2 _GPIO(210)
|
|
#define TEGRA_PIN_GMI_AD23_PAA3 _GPIO(211)
|
|
#define TEGRA_PIN_GMI_AD24_PAA4 _GPIO(212)
|
|
#define TEGRA_PIN_GMI_AD25_PAA5 _GPIO(213)
|
|
#define TEGRA_PIN_GMI_AD26_PAA6 _GPIO(214)
|
|
#define TEGRA_PIN_GMI_AD27_PAA7 _GPIO(215)
|
|
#define TEGRA_PIN_LED_BLINK_PBB0 _GPIO(216)
|
|
#define TEGRA_PIN_VI_GP0_PBB1 _GPIO(217)
|
|
#define TEGRA_PIN_CAM_I2C_SCL_PBB2 _GPIO(218)
|
|
#define TEGRA_PIN_CAM_I2C_SDA_PBB3 _GPIO(219)
|
|
#define TEGRA_PIN_VI_GP3_PBB4 _GPIO(220)
|
|
#define TEGRA_PIN_VI_GP4_PBB5 _GPIO(221)
|
|
#define TEGRA_PIN_PBB6 _GPIO(222)
|
|
#define TEGRA_PIN_PBB7 _GPIO(223)
|
|
|
|
/* All non-GPIO pins follow */
|
|
#define NUM_GPIOS (TEGRA_PIN_PBB7 + 1)
|
|
#define _PIN(offset) (NUM_GPIOS + (offset))
|
|
|
|
#define TEGRA_PIN_CRT_HSYNC _PIN(30)
|
|
#define TEGRA_PIN_CRT_VSYNC _PIN(31)
|
|
#define TEGRA_PIN_DDC_SCL _PIN(32)
|
|
#define TEGRA_PIN_DDC_SDA _PIN(33)
|
|
#define TEGRA_PIN_OWC _PIN(34)
|
|
#define TEGRA_PIN_CORE_PWR_REQ _PIN(35)
|
|
#define TEGRA_PIN_CPU_PWR_REQ _PIN(36)
|
|
#define TEGRA_PIN_PWR_INT_N _PIN(37)
|
|
#define TEGRA_PIN_CLK_32_K_IN _PIN(38)
|
|
#define TEGRA_PIN_DDR_COMP_PD _PIN(39)
|
|
#define TEGRA_PIN_DDR_COMP_PU _PIN(40)
|
|
#define TEGRA_PIN_DDR_A0 _PIN(41)
|
|
#define TEGRA_PIN_DDR_A1 _PIN(42)
|
|
#define TEGRA_PIN_DDR_A2 _PIN(43)
|
|
#define TEGRA_PIN_DDR_A3 _PIN(44)
|
|
#define TEGRA_PIN_DDR_A4 _PIN(45)
|
|
#define TEGRA_PIN_DDR_A5 _PIN(46)
|
|
#define TEGRA_PIN_DDR_A6 _PIN(47)
|
|
#define TEGRA_PIN_DDR_A7 _PIN(48)
|
|
#define TEGRA_PIN_DDR_A8 _PIN(49)
|
|
#define TEGRA_PIN_DDR_A9 _PIN(50)
|
|
#define TEGRA_PIN_DDR_A10 _PIN(51)
|
|
#define TEGRA_PIN_DDR_A11 _PIN(52)
|
|
#define TEGRA_PIN_DDR_A12 _PIN(53)
|
|
#define TEGRA_PIN_DDR_A13 _PIN(54)
|
|
#define TEGRA_PIN_DDR_A14 _PIN(55)
|
|
#define TEGRA_PIN_DDR_CAS_N _PIN(56)
|
|
#define TEGRA_PIN_DDR_BA0 _PIN(57)
|
|
#define TEGRA_PIN_DDR_BA1 _PIN(58)
|
|
#define TEGRA_PIN_DDR_BA2 _PIN(59)
|
|
#define TEGRA_PIN_DDR_DQS0P _PIN(60)
|
|
#define TEGRA_PIN_DDR_DQS0N _PIN(61)
|
|
#define TEGRA_PIN_DDR_DQS1P _PIN(62)
|
|
#define TEGRA_PIN_DDR_DQS1N _PIN(63)
|
|
#define TEGRA_PIN_DDR_DQS2P _PIN(64)
|
|
#define TEGRA_PIN_DDR_DQS2N _PIN(65)
|
|
#define TEGRA_PIN_DDR_DQS3P _PIN(66)
|
|
#define TEGRA_PIN_DDR_DQS3N _PIN(67)
|
|
#define TEGRA_PIN_DDR_CKE0 _PIN(68)
|
|
#define TEGRA_PIN_DDR_CKE1 _PIN(69)
|
|
#define TEGRA_PIN_DDR_CLK _PIN(70)
|
|
#define TEGRA_PIN_DDR_CLK_N _PIN(71)
|
|
#define TEGRA_PIN_DDR_DM0 _PIN(72)
|
|
#define TEGRA_PIN_DDR_DM1 _PIN(73)
|
|
#define TEGRA_PIN_DDR_DM2 _PIN(74)
|
|
#define TEGRA_PIN_DDR_DM3 _PIN(75)
|
|
#define TEGRA_PIN_DDR_ODT _PIN(76)
|
|
#define TEGRA_PIN_DDR_QUSE0 _PIN(77)
|
|
#define TEGRA_PIN_DDR_QUSE1 _PIN(78)
|
|
#define TEGRA_PIN_DDR_QUSE2 _PIN(79)
|
|
#define TEGRA_PIN_DDR_QUSE3 _PIN(80)
|
|
#define TEGRA_PIN_DDR_RAS_N _PIN(81)
|
|
#define TEGRA_PIN_DDR_WE_N _PIN(82)
|
|
#define TEGRA_PIN_DDR_DQ0 _PIN(83)
|
|
#define TEGRA_PIN_DDR_DQ1 _PIN(84)
|
|
#define TEGRA_PIN_DDR_DQ2 _PIN(85)
|
|
#define TEGRA_PIN_DDR_DQ3 _PIN(86)
|
|
#define TEGRA_PIN_DDR_DQ4 _PIN(87)
|
|
#define TEGRA_PIN_DDR_DQ5 _PIN(88)
|
|
#define TEGRA_PIN_DDR_DQ6 _PIN(89)
|
|
#define TEGRA_PIN_DDR_DQ7 _PIN(90)
|
|
#define TEGRA_PIN_DDR_DQ8 _PIN(91)
|
|
#define TEGRA_PIN_DDR_DQ9 _PIN(92)
|
|
#define TEGRA_PIN_DDR_DQ10 _PIN(93)
|
|
#define TEGRA_PIN_DDR_DQ11 _PIN(94)
|
|
#define TEGRA_PIN_DDR_DQ12 _PIN(95)
|
|
#define TEGRA_PIN_DDR_DQ13 _PIN(96)
|
|
#define TEGRA_PIN_DDR_DQ14 _PIN(97)
|
|
#define TEGRA_PIN_DDR_DQ15 _PIN(98)
|
|
#define TEGRA_PIN_DDR_DQ16 _PIN(99)
|
|
#define TEGRA_PIN_DDR_DQ17 _PIN(100)
|
|
#define TEGRA_PIN_DDR_DQ18 _PIN(101)
|
|
#define TEGRA_PIN_DDR_DQ19 _PIN(102)
|
|
#define TEGRA_PIN_DDR_DQ20 _PIN(103)
|
|
#define TEGRA_PIN_DDR_DQ21 _PIN(104)
|
|
#define TEGRA_PIN_DDR_DQ22 _PIN(105)
|
|
#define TEGRA_PIN_DDR_DQ23 _PIN(106)
|
|
#define TEGRA_PIN_DDR_DQ24 _PIN(107)
|
|
#define TEGRA_PIN_DDR_DQ25 _PIN(108)
|
|
#define TEGRA_PIN_DDR_DQ26 _PIN(109)
|
|
#define TEGRA_PIN_DDR_DQ27 _PIN(110)
|
|
#define TEGRA_PIN_DDR_DQ28 _PIN(111)
|
|
#define TEGRA_PIN_DDR_DQ29 _PIN(112)
|
|
#define TEGRA_PIN_DDR_DQ30 _PIN(113)
|
|
#define TEGRA_PIN_DDR_DQ31 _PIN(114)
|
|
#define TEGRA_PIN_DDR_CS0_N _PIN(115)
|
|
#define TEGRA_PIN_DDR_CS1_N _PIN(116)
|
|
#define TEGRA_PIN_SYS_RESET _PIN(117)
|
|
#define TEGRA_PIN_JTAG_TRST_N _PIN(118)
|
|
#define TEGRA_PIN_JTAG_TDO _PIN(119)
|
|
#define TEGRA_PIN_JTAG_TMS _PIN(120)
|
|
#define TEGRA_PIN_JTAG_TCK _PIN(121)
|
|
#define TEGRA_PIN_JTAG_TDI _PIN(122)
|
|
#define TEGRA_PIN_TEST_MODE_EN _PIN(123)
|
|
|
|
static const struct pinctrl_pin_desc tegra20_pins[] = {
|
|
PINCTRL_PIN(TEGRA_PIN_VI_GP6_PA0, "VI_GP6 PA0"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART3_CTS_N_PA1, "UART3_CTS_N PA1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP2_FS_PA2, "DAP2_FS PA2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP2_SCLK_PA3, "DAP2_SCLK PA3"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP2_DIN_PA4, "DAP2_DIN PA4"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP2_DOUT_PA5, "DAP2_DOUT PA5"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_CLK_PA6, "SDIO3_CLK PA6"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_CMD_PA7, "SDIO3_CMD PA7"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD17_PB0, "GMI_AD17 PB0"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD18_PB1, "GMI_AD18 PB1"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_PWR0_PB2, "LCD_PWR0 PB2"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_PCLK_PB3, "LCD_PCLK PB3"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT3_PB4, "SDIO3_DAT3 PB4"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT2_PB5, "SDIO3_DAT2 PB5"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT1_PB6, "SDIO3_DAT1 PB6"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT0_PB7, "SDIO3_DAT0 PB7"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART3_RTS_N_PC0, "UART3_RTS_N PC0"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_PWR1_PC1, "LCD_PWR1 PC1"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART2_TXD_PC2, "UART2_TXD PC2"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART2_RXD_PC3, "UART2_RXD PC3"),
|
|
PINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SCL_PC4, "GEN1_I2C_SCL PC4"),
|
|
PINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SDA_PC5, "GEN1_I2C_SDA PC5"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_PWR2_PC6, "LCD_PWR2 PC6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_WP_N_PC7, "GMI_WP_N PC7"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT5_PD0, "SDIO3_DAT5 PD0"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT4_PD1, "SDIO3_DAT4 PD1"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_GP5_PD2, "VI_GP5 PD2"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT6_PD3, "SDIO3_DAT6 PD3"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO3_DAT7_PD4, "SDIO3_DAT7 PD4"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D1_PD5, "VI_D1 PD5"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_VSYNC_PD6, "VI_VSYNC PD6"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_HSYNC_PD7, "VI_HSYNC PD7"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D0_PE0, "LCD_D0 PE0"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D1_PE1, "LCD_D1 PE1"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D2_PE2, "LCD_D2 PE2"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D3_PE3, "LCD_D3 PE3"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D4_PE4, "LCD_D4 PE4"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D5_PE5, "LCD_D5 PE5"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D6_PE6, "LCD_D6 PE6"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D7_PE7, "LCD_D7 PE7"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D8_PF0, "LCD_D8 PF0"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D9_PF1, "LCD_D9 PF1"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D10_PF2, "LCD_D10 PF2"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D11_PF3, "LCD_D11 PF3"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D12_PF4, "LCD_D12 PF4"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D13_PF5, "LCD_D13 PF5"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D14_PF6, "LCD_D14 PF6"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D15_PF7, "LCD_D15 PF7"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD0_PG0, "GMI_AD0 PG0"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD1_PG1, "GMI_AD1 PG1"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD2_PG2, "GMI_AD2 PG2"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD3_PG3, "GMI_AD3 PG3"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD4_PG4, "GMI_AD4 PG4"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD5_PG5, "GMI_AD5 PG5"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD6_PG6, "GMI_AD6 PG6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD7_PG7, "GMI_AD7 PG7"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD8_PH0, "GMI_AD8 PH0"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD9_PH1, "GMI_AD9 PH1"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD10_PH2, "GMI_AD10 PH2"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD11_PH3, "GMI_AD11 PH3"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD12_PH4, "GMI_AD12 PH4"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD13_PH5, "GMI_AD13 PH5"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD14_PH6, "GMI_AD14 PH6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD15_PH7, "GMI_AD15 PH7"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_HIOW_N_PI0, "GMI_HIOW_N PI0"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_HIOR_N_PI1, "GMI_HIOR_N PI1"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS5_N_PI2, "GMI_CS5_N PI2"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS6_N_PI3, "GMI_CS6_N PI3"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_RST_N_PI4, "GMI_RST_N PI4"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_IORDY_PI5, "GMI_IORDY PI5"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS7_N_PI6, "GMI_CS7_N PI6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_WAIT_PI7, "GMI_WAIT PI7"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS0_N_PJ0, "GMI_CS0_N PJ0"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_DE_PJ1, "LCD_DE PJ1"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS1_N_PJ2, "GMI_CS1_N PJ2"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_HSYNC_PJ3, "LCD_HSYNC PJ3"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_VSYNC_PJ4, "LCD_VSYNC PJ4"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART2_CTS_N_PJ5, "UART2_CTS_N PJ5"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART2_RTS_N_PJ6, "UART2_RTS_N PJ6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD16_PJ7, "GMI_AD16 PJ7"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_ADV_N_PK0, "GMI_ADV_N PK0"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CLK_PK1, "GMI_CLK PK1"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS4_N_PK2, "GMI_CS4_N PK2"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS2_N_PK3, "GMI_CS2_N PK3"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_CS3_N_PK4, "GMI_CS3_N PK4"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPDIF_OUT_PK5, "SPDIF_OUT PK5"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPDIF_IN_PK6, "SPDIF_IN PK6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD19_PK7, "GMI_AD19 PK7"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D2_PL0, "VI_D2 PL0"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D3_PL1, "VI_D3 PL1"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D4_PL2, "VI_D4 PL2"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D5_PL3, "VI_D5 PL3"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D6_PL4, "VI_D6 PL4"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D7_PL5, "VI_D7 PL5"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D8_PL6, "VI_D8 PL6"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D9_PL7, "VI_D9 PL7"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D16_PM0, "LCD_D16 PM0"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D17_PM1, "LCD_D17 PM1"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D18_PM2, "LCD_D18 PM2"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D19_PM3, "LCD_D19 PM3"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D20_PM4, "LCD_D20 PM4"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D21_PM5, "LCD_D21 PM5"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D22_PM6, "LCD_D22 PM6"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_D23_PM7, "LCD_D23 PM7"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP1_FS_PN0, "DAP1_FS PN0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP1_DIN_PN1, "DAP1_DIN PN1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP1_DOUT_PN2, "DAP1_DOUT PN2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP1_SCLK_PN3, "DAP1_SCLK PN3"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_CS0_N_PN4, "LCD_CS0_N PN4"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_SDOUT_PN5, "LCD_SDOUT PN5"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_DC0_PN6, "LCD_DC0 PN6"),
|
|
PINCTRL_PIN(TEGRA_PIN_HDMI_INT_N_PN7, "HDMI_INT_N PN7"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA7_PO0, "ULPI_DATA7 PO0"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA0_PO1, "ULPI_DATA0 PO1"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA1_PO2, "ULPI_DATA1 PO2"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA2_PO3, "ULPI_DATA2 PO3"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA3_PO4, "ULPI_DATA3 PO4"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA4_PO5, "ULPI_DATA4 PO5"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA5_PO6, "ULPI_DATA5 PO6"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DATA6_PO7, "ULPI_DATA6 PO7"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP3_FS_PP0, "DAP3_FS PP0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP3_DIN_PP1, "DAP3_DIN PP1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP3_DOUT_PP2, "DAP3_DOUT PP2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP3_SCLK_PP3, "DAP3_SCLK PP3"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP4_FS_PP4, "DAP4_FS PP4"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP4_DIN_PP5, "DAP4_DIN PP5"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP4_DOUT_PP6, "DAP4_DOUT PP6"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP4_SCLK_PP7, "DAP4_SCLK PP7"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL0_PQ0, "KB_COL0 PQ0"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL1_PQ1, "KB_COL1 PQ1"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL2_PQ2, "KB_COL2 PQ2"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL3_PQ3, "KB_COL3 PQ3"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL4_PQ4, "KB_COL4 PQ4"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL5_PQ5, "KB_COL5 PQ5"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL6_PQ6, "KB_COL6 PQ6"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_COL7_PQ7, "KB_COL7 PQ7"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW0_PR0, "KB_ROW0 PR0"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW1_PR1, "KB_ROW1 PR1"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW2_PR2, "KB_ROW2 PR2"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW3_PR3, "KB_ROW3 PR3"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW4_PR4, "KB_ROW4 PR4"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW5_PR5, "KB_ROW5 PR5"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW6_PR6, "KB_ROW6 PR6"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW7_PR7, "KB_ROW7 PR7"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW8_PS0, "KB_ROW8 PS0"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW9_PS1, "KB_ROW9 PS1"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW10_PS2, "KB_ROW10 PS2"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW11_PS3, "KB_ROW11 PS3"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW12_PS4, "KB_ROW12 PS4"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW13_PS5, "KB_ROW13 PS5"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW14_PS6, "KB_ROW14 PS6"),
|
|
PINCTRL_PIN(TEGRA_PIN_KB_ROW15_PS7, "KB_ROW15 PS7"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_PCLK_PT0, "VI_PCLK PT0"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_MCLK_PT1, "VI_MCLK PT1"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D10_PT2, "VD_D10 PT2"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D11_PT3, "VI_D11 PT3"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_D0_PT4, "VI_D0 PT4"),
|
|
PINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SCL_PT5, "GEN2_I2C_SCL PT5"),
|
|
PINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SDA_PT6, "GEN2_I2C_SDA PT6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_DPD_PT7, "GMI_DPD PT7"),
|
|
/* PU0..6: GPIO only */
|
|
PINCTRL_PIN(TEGRA_PIN_PU0, "PU0"),
|
|
PINCTRL_PIN(TEGRA_PIN_PU1, "PU1"),
|
|
PINCTRL_PIN(TEGRA_PIN_PU2, "PU2"),
|
|
PINCTRL_PIN(TEGRA_PIN_PU3, "PU3"),
|
|
PINCTRL_PIN(TEGRA_PIN_PU4, "PU4"),
|
|
PINCTRL_PIN(TEGRA_PIN_PU5, "PU5"),
|
|
PINCTRL_PIN(TEGRA_PIN_PU6, "PU6"),
|
|
PINCTRL_PIN(TEGRA_PIN_JTAG_RTCK_PU7, "JTAG_RTCK PU7"),
|
|
/* PV0..1: GPIO only */
|
|
PINCTRL_PIN(TEGRA_PIN_PV0, "PV0"),
|
|
PINCTRL_PIN(TEGRA_PIN_PV1, "PV1"),
|
|
/* PV2..3: Balls are named after GPIO not function */
|
|
PINCTRL_PIN(TEGRA_PIN_PV2, "PV2"),
|
|
PINCTRL_PIN(TEGRA_PIN_PV3, "PV3"),
|
|
/* PV4..6: GPIO only */
|
|
PINCTRL_PIN(TEGRA_PIN_PV4, "PV4"),
|
|
PINCTRL_PIN(TEGRA_PIN_PV5, "PV5"),
|
|
PINCTRL_PIN(TEGRA_PIN_PV6, "PV6"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_DC1_PV7, "LCD_DC1 PV7"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_CS1_N_PW0, "LCD_CS1_N PW0"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_M1_PW1, "LCD_M1 PW1"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI2_CS1_N_PW2, "SPI2_CS1_N PW2"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI2_CS2_N_PW3, "SPI2_CS2_N PW3"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP_MCLK1_PW4, "DAP_MCLK1 PW4"),
|
|
PINCTRL_PIN(TEGRA_PIN_DAP_MCLK2_PW5, "DAP_MCLK2 PW5"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART3_TXD_PW6, "UART3_TXD PW6"),
|
|
PINCTRL_PIN(TEGRA_PIN_UART3_RXD_PW7, "UART3_RXD PW7"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI2_MOSI_PX0, "SPI2_MOSI PX0"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI2_MISO_PX1, "SPI2_MISO PX1"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI2_SCK_PX2, "SPI2_SCK PX2"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI2_CS0_N_PX3, "SPI2_CS0_N PX3"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI1_MOSI_PX4, "SPI1_MOSI PX4"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI1_SCK_PX5, "SPI1_SCK PX5"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI1_CS0_N_PX6, "SPI1_CS0_N PX6"),
|
|
PINCTRL_PIN(TEGRA_PIN_SPI1_MISO_PX7, "SPI1_MISO PX7"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_CLK_PY0, "ULPI_CLK PY0"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_DIR_PY1, "ULPI_DIR PY1"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_NXT_PY2, "ULPI_NXT PY2"),
|
|
PINCTRL_PIN(TEGRA_PIN_ULPI_STP_PY3, "ULPI_STP PY3"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO1_DAT3_PY4, "SDIO1_DAT3 PY4"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO1_DAT2_PY5, "SDIO1_DAT2 PY5"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO1_DAT1_PY6, "SDIO1_DAT1 PY6"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO1_DAT0_PY7, "SDIO1_DAT0 PY7"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO1_CLK_PZ0, "SDIO1_CLK PZ0"),
|
|
PINCTRL_PIN(TEGRA_PIN_SDIO1_CMD_PZ1, "SDIO1_CMD PZ1"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_SDIN_PZ2, "LCD_SDIN PZ2"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_WR_N_PZ3, "LCD_WR_N PZ3"),
|
|
PINCTRL_PIN(TEGRA_PIN_LCD_SCK_PZ4, "LCD_SCK PZ4"),
|
|
PINCTRL_PIN(TEGRA_PIN_SYS_CLK_REQ_PZ5, "SYS_CLK_REQ PZ5"),
|
|
PINCTRL_PIN(TEGRA_PIN_PWR_I2C_SCL_PZ6, "PWR_I2C_SCL PZ6"),
|
|
PINCTRL_PIN(TEGRA_PIN_PWR_I2C_SDA_PZ7, "PWR_I2C_SDA PZ7"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD20_PAA0, "GMI_AD20 PAA0"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD21_PAA1, "GMI_AD21 PAA1"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD22_PAA2, "GMI_AD22 PAA2"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD23_PAA3, "GMI_AD23 PAA3"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD24_PAA4, "GMI_AD24 PAA4"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD25_PAA5, "GMI_AD25 PAA5"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD26_PAA6, "GMI_AD26 PAA6"),
|
|
PINCTRL_PIN(TEGRA_PIN_GMI_AD27_PAA7, "GMI_AD27 PAA7"),
|
|
PINCTRL_PIN(TEGRA_PIN_LED_BLINK_PBB0, "LED_BLINK PBB0"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_GP0_PBB1, "VI_GP0 PBB1"),
|
|
PINCTRL_PIN(TEGRA_PIN_CAM_I2C_SCL_PBB2, "CAM_I2C_SCL PBB2"),
|
|
PINCTRL_PIN(TEGRA_PIN_CAM_I2C_SDA_PBB3, "CAM_I2C_SDA PBB3"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_GP3_PBB4, "VI_GP3 PBB4"),
|
|
PINCTRL_PIN(TEGRA_PIN_VI_GP4_PBB5, "VI_GP4 PBB5"),
|
|
PINCTRL_PIN(TEGRA_PIN_PBB6, "PBB6"),
|
|
PINCTRL_PIN(TEGRA_PIN_PBB7, "PBB7"),
|
|
PINCTRL_PIN(TEGRA_PIN_CRT_HSYNC, "CRT_HSYNC"),
|
|
PINCTRL_PIN(TEGRA_PIN_CRT_VSYNC, "CRT_VSYNC"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDC_SCL, "DDC_SCL"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDC_SDA, "DDC_SDA"),
|
|
PINCTRL_PIN(TEGRA_PIN_OWC, "OWC"),
|
|
PINCTRL_PIN(TEGRA_PIN_CORE_PWR_REQ, "CORE_PWR_REQ"),
|
|
PINCTRL_PIN(TEGRA_PIN_CPU_PWR_REQ, "CPU_PWR_REQ"),
|
|
PINCTRL_PIN(TEGRA_PIN_PWR_INT_N, "PWR_INT_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_CLK_32_K_IN, "CLK_32_K_IN"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_COMP_PD, "DDR_COMP_PD"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_COMP_PU, "DDR_COMP_PU"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A0, "DDR_A0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A1, "DDR_A1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A2, "DDR_A2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A3, "DDR_A3"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A4, "DDR_A4"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A5, "DDR_A5"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A6, "DDR_A6"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A7, "DDR_A7"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A8, "DDR_A8"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A9, "DDR_A9"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A10, "DDR_A10"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A11, "DDR_A11"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A12, "DDR_A12"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A13, "DDR_A13"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_A14, "DDR_A14"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_CAS_N, "DDR_CAS_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_BA0, "DDR_BA0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_BA1, "DDR_BA1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_BA2, "DDR_BA2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS0P, "DDR_DQS0P"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS0N, "DDR_DQS0N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS1P, "DDR_DQS1P"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS1N, "DDR_DQS1N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS2P, "DDR_DQS2P"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS2N, "DDR_DQS2N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS3P, "DDR_DQS3P"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQS3N, "DDR_DQS3N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_CKE0, "DDR_CKE0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_CKE1, "DDR_CKE1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_CLK, "DDR_CLK"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_CLK_N, "DDR_CLK_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DM0, "DDR_DM0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DM1, "DDR_DM1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DM2, "DDR_DM2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DM3, "DDR_DM3"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_ODT, "DDR_ODT"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_QUSE0, "DDR_QUSE0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_QUSE1, "DDR_QUSE1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_QUSE2, "DDR_QUSE2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_QUSE3, "DDR_QUSE3"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_RAS_N, "DDR_RAS_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_WE_N, "DDR_WE_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ0, "DDR_DQ0"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ1, "DDR_DQ1"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ2, "DDR_DQ2"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ3, "DDR_DQ3"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ4, "DDR_DQ4"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ5, "DDR_DQ5"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ6, "DDR_DQ6"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ7, "DDR_DQ7"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ8, "DDR_DQ8"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ9, "DDR_DQ9"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ10, "DDR_DQ10"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ11, "DDR_DQ11"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ12, "DDR_DQ12"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ13, "DDR_DQ13"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ14, "DDR_DQ14"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ15, "DDR_DQ15"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ16, "DDR_DQ16"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ17, "DDR_DQ17"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ18, "DDR_DQ18"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ19, "DDR_DQ19"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ20, "DDR_DQ20"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ21, "DDR_DQ21"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ22, "DDR_DQ22"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ23, "DDR_DQ23"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ24, "DDR_DQ24"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ25, "DDR_DQ25"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ26, "DDR_DQ26"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ27, "DDR_DQ27"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ28, "DDR_DQ28"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ29, "DDR_DQ29"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ30, "DDR_DQ30"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_DQ31, "DDR_DQ31"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_CS0_N, "DDR_CS0_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_DDR_CS1_N, "DDR_CS1_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_SYS_RESET, "SYS_RESET"),
|
|
PINCTRL_PIN(TEGRA_PIN_JTAG_TRST_N, "JTAG_TRST_N"),
|
|
PINCTRL_PIN(TEGRA_PIN_JTAG_TDO, "JTAG_TDO"),
|
|
PINCTRL_PIN(TEGRA_PIN_JTAG_TMS, "JTAG_TMS"),
|
|
PINCTRL_PIN(TEGRA_PIN_JTAG_TCK, "JTAG_TCK"),
|
|
PINCTRL_PIN(TEGRA_PIN_JTAG_TDI, "JTAG_TDI"),
|
|
PINCTRL_PIN(TEGRA_PIN_TEST_MODE_EN, "TEST_MODE_EN"),
|
|
};
|
|
|
|
static const unsigned ata_pins[] = {
|
|
TEGRA_PIN_GMI_CS6_N_PI3,
|
|
TEGRA_PIN_GMI_CS7_N_PI6,
|
|
TEGRA_PIN_GMI_RST_N_PI4,
|
|
};
|
|
|
|
static const unsigned atb_pins[] = {
|
|
TEGRA_PIN_GMI_CS5_N_PI2,
|
|
TEGRA_PIN_GMI_DPD_PT7,
|
|
};
|
|
|
|
static const unsigned atc_pins[] = {
|
|
TEGRA_PIN_GMI_IORDY_PI5,
|
|
TEGRA_PIN_GMI_WAIT_PI7,
|
|
TEGRA_PIN_GMI_ADV_N_PK0,
|
|
TEGRA_PIN_GMI_CLK_PK1,
|
|
TEGRA_PIN_GMI_CS2_N_PK3,
|
|
TEGRA_PIN_GMI_CS3_N_PK4,
|
|
TEGRA_PIN_GMI_CS4_N_PK2,
|
|
TEGRA_PIN_GMI_AD0_PG0,
|
|
TEGRA_PIN_GMI_AD1_PG1,
|
|
TEGRA_PIN_GMI_AD2_PG2,
|
|
TEGRA_PIN_GMI_AD3_PG3,
|
|
TEGRA_PIN_GMI_AD4_PG4,
|
|
TEGRA_PIN_GMI_AD5_PG5,
|
|
TEGRA_PIN_GMI_AD6_PG6,
|
|
TEGRA_PIN_GMI_AD7_PG7,
|
|
TEGRA_PIN_GMI_HIOW_N_PI0,
|
|
TEGRA_PIN_GMI_HIOR_N_PI1,
|
|
};
|
|
|
|
static const unsigned atd_pins[] = {
|
|
TEGRA_PIN_GMI_AD8_PH0,
|
|
TEGRA_PIN_GMI_AD9_PH1,
|
|
TEGRA_PIN_GMI_AD10_PH2,
|
|
TEGRA_PIN_GMI_AD11_PH3,
|
|
};
|
|
|
|
static const unsigned ate_pins[] = {
|
|
TEGRA_PIN_GMI_AD12_PH4,
|
|
TEGRA_PIN_GMI_AD13_PH5,
|
|
TEGRA_PIN_GMI_AD14_PH6,
|
|
TEGRA_PIN_GMI_AD15_PH7,
|
|
};
|
|
|
|
static const unsigned cdev1_pins[] = {
|
|
TEGRA_PIN_DAP_MCLK1_PW4,
|
|
};
|
|
|
|
static const unsigned cdev2_pins[] = {
|
|
TEGRA_PIN_DAP_MCLK2_PW5,
|
|
};
|
|
|
|
static const unsigned crtp_pins[] = {
|
|
TEGRA_PIN_CRT_HSYNC,
|
|
TEGRA_PIN_CRT_VSYNC,
|
|
};
|
|
|
|
static const unsigned csus_pins[] = {
|
|
TEGRA_PIN_VI_MCLK_PT1,
|
|
};
|
|
|
|
static const unsigned dap1_pins[] = {
|
|
TEGRA_PIN_DAP1_FS_PN0,
|
|
TEGRA_PIN_DAP1_DIN_PN1,
|
|
TEGRA_PIN_DAP1_DOUT_PN2,
|
|
TEGRA_PIN_DAP1_SCLK_PN3,
|
|
};
|
|
|
|
static const unsigned dap2_pins[] = {
|
|
TEGRA_PIN_DAP2_FS_PA2,
|
|
TEGRA_PIN_DAP2_SCLK_PA3,
|
|
TEGRA_PIN_DAP2_DIN_PA4,
|
|
TEGRA_PIN_DAP2_DOUT_PA5,
|
|
};
|
|
|
|
static const unsigned dap3_pins[] = {
|
|
TEGRA_PIN_DAP3_FS_PP0,
|
|
TEGRA_PIN_DAP3_DIN_PP1,
|
|
TEGRA_PIN_DAP3_DOUT_PP2,
|
|
TEGRA_PIN_DAP3_SCLK_PP3,
|
|
};
|
|
|
|
static const unsigned dap4_pins[] = {
|
|
TEGRA_PIN_DAP4_FS_PP4,
|
|
TEGRA_PIN_DAP4_DIN_PP5,
|
|
TEGRA_PIN_DAP4_DOUT_PP6,
|
|
TEGRA_PIN_DAP4_SCLK_PP7,
|
|
};
|
|
|
|
static const unsigned ddc_pins[] = {
|
|
TEGRA_PIN_DDC_SCL,
|
|
TEGRA_PIN_DDC_SDA,
|
|
};
|
|
|
|
static const unsigned dta_pins[] = {
|
|
TEGRA_PIN_VI_D0_PT4,
|
|
TEGRA_PIN_VI_D1_PD5,
|
|
};
|
|
|
|
static const unsigned dtb_pins[] = {
|
|
TEGRA_PIN_VI_D10_PT2,
|
|
TEGRA_PIN_VI_D11_PT3,
|
|
};
|
|
|
|
static const unsigned dtc_pins[] = {
|
|
TEGRA_PIN_VI_HSYNC_PD7,
|
|
TEGRA_PIN_VI_VSYNC_PD6,
|
|
};
|
|
|
|
static const unsigned dtd_pins[] = {
|
|
TEGRA_PIN_VI_PCLK_PT0,
|
|
TEGRA_PIN_VI_D2_PL0,
|
|
TEGRA_PIN_VI_D3_PL1,
|
|
TEGRA_PIN_VI_D4_PL2,
|
|
TEGRA_PIN_VI_D5_PL3,
|
|
TEGRA_PIN_VI_D6_PL4,
|
|
TEGRA_PIN_VI_D7_PL5,
|
|
TEGRA_PIN_VI_D8_PL6,
|
|
TEGRA_PIN_VI_D9_PL7,
|
|
};
|
|
|
|
static const unsigned dte_pins[] = {
|
|
TEGRA_PIN_VI_GP0_PBB1,
|
|
TEGRA_PIN_VI_GP3_PBB4,
|
|
TEGRA_PIN_VI_GP4_PBB5,
|
|
TEGRA_PIN_VI_GP5_PD2,
|
|
TEGRA_PIN_VI_GP6_PA0,
|
|
};
|
|
|
|
static const unsigned dtf_pins[] = {
|
|
TEGRA_PIN_CAM_I2C_SCL_PBB2,
|
|
TEGRA_PIN_CAM_I2C_SDA_PBB3,
|
|
};
|
|
|
|
static const unsigned gma_pins[] = {
|
|
TEGRA_PIN_GMI_AD20_PAA0,
|
|
TEGRA_PIN_GMI_AD21_PAA1,
|
|
TEGRA_PIN_GMI_AD22_PAA2,
|
|
TEGRA_PIN_GMI_AD23_PAA3,
|
|
};
|
|
|
|
static const unsigned gmb_pins[] = {
|
|
TEGRA_PIN_GMI_WP_N_PC7,
|
|
};
|
|
|
|
static const unsigned gmc_pins[] = {
|
|
TEGRA_PIN_GMI_AD16_PJ7,
|
|
TEGRA_PIN_GMI_AD17_PB0,
|
|
TEGRA_PIN_GMI_AD18_PB1,
|
|
TEGRA_PIN_GMI_AD19_PK7,
|
|
};
|
|
|
|
static const unsigned gmd_pins[] = {
|
|
TEGRA_PIN_GMI_CS0_N_PJ0,
|
|
TEGRA_PIN_GMI_CS1_N_PJ2,
|
|
};
|
|
|
|
static const unsigned gme_pins[] = {
|
|
TEGRA_PIN_GMI_AD24_PAA4,
|
|
TEGRA_PIN_GMI_AD25_PAA5,
|
|
TEGRA_PIN_GMI_AD26_PAA6,
|
|
TEGRA_PIN_GMI_AD27_PAA7,
|
|
};
|
|
|
|
static const unsigned gpu_pins[] = {
|
|
TEGRA_PIN_PU0,
|
|
TEGRA_PIN_PU1,
|
|
TEGRA_PIN_PU2,
|
|
TEGRA_PIN_PU3,
|
|
TEGRA_PIN_PU4,
|
|
TEGRA_PIN_PU5,
|
|
TEGRA_PIN_PU6,
|
|
};
|
|
|
|
static const unsigned gpu7_pins[] = {
|
|
TEGRA_PIN_JTAG_RTCK_PU7,
|
|
};
|
|
|
|
static const unsigned gpv_pins[] = {
|
|
TEGRA_PIN_PV4,
|
|
TEGRA_PIN_PV5,
|
|
TEGRA_PIN_PV6,
|
|
};
|
|
|
|
static const unsigned hdint_pins[] = {
|
|
TEGRA_PIN_HDMI_INT_N_PN7,
|
|
};
|
|
|
|
static const unsigned i2cp_pins[] = {
|
|
TEGRA_PIN_PWR_I2C_SCL_PZ6,
|
|
TEGRA_PIN_PWR_I2C_SDA_PZ7,
|
|
};
|
|
|
|
static const unsigned irrx_pins[] = {
|
|
TEGRA_PIN_UART2_RTS_N_PJ6,
|
|
};
|
|
|
|
static const unsigned irtx_pins[] = {
|
|
TEGRA_PIN_UART2_CTS_N_PJ5,
|
|
};
|
|
|
|
static const unsigned kbca_pins[] = {
|
|
TEGRA_PIN_KB_ROW0_PR0,
|
|
TEGRA_PIN_KB_ROW1_PR1,
|
|
TEGRA_PIN_KB_ROW2_PR2,
|
|
};
|
|
|
|
static const unsigned kbcb_pins[] = {
|
|
TEGRA_PIN_KB_ROW7_PR7,
|
|
TEGRA_PIN_KB_ROW8_PS0,
|
|
TEGRA_PIN_KB_ROW9_PS1,
|
|
TEGRA_PIN_KB_ROW10_PS2,
|
|
TEGRA_PIN_KB_ROW11_PS3,
|
|
TEGRA_PIN_KB_ROW12_PS4,
|
|
TEGRA_PIN_KB_ROW13_PS5,
|
|
TEGRA_PIN_KB_ROW14_PS6,
|
|
TEGRA_PIN_KB_ROW15_PS7,
|
|
};
|
|
|
|
static const unsigned kbcc_pins[] = {
|
|
TEGRA_PIN_KB_COL0_PQ0,
|
|
TEGRA_PIN_KB_COL1_PQ1,
|
|
};
|
|
|
|
static const unsigned kbcd_pins[] = {
|
|
TEGRA_PIN_KB_ROW3_PR3,
|
|
TEGRA_PIN_KB_ROW4_PR4,
|
|
TEGRA_PIN_KB_ROW5_PR5,
|
|
TEGRA_PIN_KB_ROW6_PR6,
|
|
};
|
|
|
|
static const unsigned kbce_pins[] = {
|
|
TEGRA_PIN_KB_COL7_PQ7,
|
|
};
|
|
|
|
static const unsigned kbcf_pins[] = {
|
|
TEGRA_PIN_KB_COL2_PQ2,
|
|
TEGRA_PIN_KB_COL3_PQ3,
|
|
TEGRA_PIN_KB_COL4_PQ4,
|
|
TEGRA_PIN_KB_COL5_PQ5,
|
|
TEGRA_PIN_KB_COL6_PQ6,
|
|
};
|
|
|
|
static const unsigned lcsn_pins[] = {
|
|
TEGRA_PIN_LCD_CS0_N_PN4,
|
|
};
|
|
|
|
static const unsigned ld0_pins[] = {
|
|
TEGRA_PIN_LCD_D0_PE0,
|
|
};
|
|
|
|
static const unsigned ld1_pins[] = {
|
|
TEGRA_PIN_LCD_D1_PE1,
|
|
};
|
|
|
|
static const unsigned ld2_pins[] = {
|
|
TEGRA_PIN_LCD_D2_PE2,
|
|
};
|
|
|
|
static const unsigned ld3_pins[] = {
|
|
TEGRA_PIN_LCD_D3_PE3,
|
|
};
|
|
|
|
static const unsigned ld4_pins[] = {
|
|
TEGRA_PIN_LCD_D4_PE4,
|
|
};
|
|
|
|
static const unsigned ld5_pins[] = {
|
|
TEGRA_PIN_LCD_D5_PE5,
|
|
};
|
|
|
|
static const unsigned ld6_pins[] = {
|
|
TEGRA_PIN_LCD_D6_PE6,
|
|
};
|
|
|
|
static const unsigned ld7_pins[] = {
|
|
TEGRA_PIN_LCD_D7_PE7,
|
|
};
|
|
|
|
static const unsigned ld8_pins[] = {
|
|
TEGRA_PIN_LCD_D8_PF0,
|
|
};
|
|
|
|
static const unsigned ld9_pins[] = {
|
|
TEGRA_PIN_LCD_D9_PF1,
|
|
};
|
|
|
|
static const unsigned ld10_pins[] = {
|
|
TEGRA_PIN_LCD_D10_PF2,
|
|
};
|
|
|
|
static const unsigned ld11_pins[] = {
|
|
TEGRA_PIN_LCD_D11_PF3,
|
|
};
|
|
|
|
static const unsigned ld12_pins[] = {
|
|
TEGRA_PIN_LCD_D12_PF4,
|
|
};
|
|
|
|
static const unsigned ld13_pins[] = {
|
|
TEGRA_PIN_LCD_D13_PF5,
|
|
};
|
|
|
|
static const unsigned ld14_pins[] = {
|
|
TEGRA_PIN_LCD_D14_PF6,
|
|
};
|
|
|
|
static const unsigned ld15_pins[] = {
|
|
TEGRA_PIN_LCD_D15_PF7,
|
|
};
|
|
|
|
static const unsigned ld16_pins[] = {
|
|
TEGRA_PIN_LCD_D16_PM0,
|
|
};
|
|
|
|
static const unsigned ld17_pins[] = {
|
|
TEGRA_PIN_LCD_D17_PM1,
|
|
};
|
|
|
|
static const unsigned ldc_pins[] = {
|
|
TEGRA_PIN_LCD_DC0_PN6,
|
|
};
|
|
|
|
static const unsigned ldi_pins[] = {
|
|
TEGRA_PIN_LCD_D22_PM6,
|
|
};
|
|
|
|
static const unsigned lhp0_pins[] = {
|
|
TEGRA_PIN_LCD_D21_PM5,
|
|
};
|
|
|
|
static const unsigned lhp1_pins[] = {
|
|
TEGRA_PIN_LCD_D18_PM2,
|
|
};
|
|
|
|
static const unsigned lhp2_pins[] = {
|
|
TEGRA_PIN_LCD_D19_PM3,
|
|
};
|
|
|
|
static const unsigned lhs_pins[] = {
|
|
TEGRA_PIN_LCD_HSYNC_PJ3,
|
|
};
|
|
|
|
static const unsigned lm0_pins[] = {
|
|
TEGRA_PIN_LCD_CS1_N_PW0,
|
|
};
|
|
|
|
static const unsigned lm1_pins[] = {
|
|
TEGRA_PIN_LCD_M1_PW1,
|
|
};
|
|
|
|
static const unsigned lpp_pins[] = {
|
|
TEGRA_PIN_LCD_D23_PM7,
|
|
};
|
|
|
|
static const unsigned lpw0_pins[] = {
|
|
TEGRA_PIN_LCD_PWR0_PB2,
|
|
};
|
|
|
|
static const unsigned lpw1_pins[] = {
|
|
TEGRA_PIN_LCD_PWR1_PC1,
|
|
};
|
|
|
|
static const unsigned lpw2_pins[] = {
|
|
TEGRA_PIN_LCD_PWR2_PC6,
|
|
};
|
|
|
|
static const unsigned lsc0_pins[] = {
|
|
TEGRA_PIN_LCD_PCLK_PB3,
|
|
};
|
|
|
|
static const unsigned lsc1_pins[] = {
|
|
TEGRA_PIN_LCD_WR_N_PZ3,
|
|
};
|
|
|
|
static const unsigned lsck_pins[] = {
|
|
TEGRA_PIN_LCD_SCK_PZ4,
|
|
};
|
|
|
|
static const unsigned lsda_pins[] = {
|
|
TEGRA_PIN_LCD_SDOUT_PN5,
|
|
};
|
|
|
|
static const unsigned lsdi_pins[] = {
|
|
TEGRA_PIN_LCD_SDIN_PZ2,
|
|
};
|
|
|
|
static const unsigned lspi_pins[] = {
|
|
TEGRA_PIN_LCD_DE_PJ1,
|
|
};
|
|
|
|
static const unsigned lvp0_pins[] = {
|
|
TEGRA_PIN_LCD_DC1_PV7,
|
|
};
|
|
|
|
static const unsigned lvp1_pins[] = {
|
|
TEGRA_PIN_LCD_D20_PM4,
|
|
};
|
|
|
|
static const unsigned lvs_pins[] = {
|
|
TEGRA_PIN_LCD_VSYNC_PJ4,
|
|
};
|
|
|
|
static const unsigned ls_pins[] = {
|
|
TEGRA_PIN_LCD_PWR0_PB2,
|
|
TEGRA_PIN_LCD_PWR1_PC1,
|
|
TEGRA_PIN_LCD_PWR2_PC6,
|
|
TEGRA_PIN_LCD_SDIN_PZ2,
|
|
TEGRA_PIN_LCD_SDOUT_PN5,
|
|
TEGRA_PIN_LCD_WR_N_PZ3,
|
|
TEGRA_PIN_LCD_CS0_N_PN4,
|
|
TEGRA_PIN_LCD_DC0_PN6,
|
|
TEGRA_PIN_LCD_SCK_PZ4,
|
|
};
|
|
|
|
static const unsigned lc_pins[] = {
|
|
TEGRA_PIN_LCD_PCLK_PB3,
|
|
TEGRA_PIN_LCD_DE_PJ1,
|
|
TEGRA_PIN_LCD_HSYNC_PJ3,
|
|
TEGRA_PIN_LCD_VSYNC_PJ4,
|
|
TEGRA_PIN_LCD_CS1_N_PW0,
|
|
TEGRA_PIN_LCD_M1_PW1,
|
|
TEGRA_PIN_LCD_DC1_PV7,
|
|
TEGRA_PIN_HDMI_INT_N_PN7,
|
|
};
|
|
|
|
static const unsigned ld17_0_pins[] = {
|
|
TEGRA_PIN_LCD_D0_PE0,
|
|
TEGRA_PIN_LCD_D1_PE1,
|
|
TEGRA_PIN_LCD_D2_PE2,
|
|
TEGRA_PIN_LCD_D3_PE3,
|
|
TEGRA_PIN_LCD_D4_PE4,
|
|
TEGRA_PIN_LCD_D5_PE5,
|
|
TEGRA_PIN_LCD_D6_PE6,
|
|
TEGRA_PIN_LCD_D7_PE7,
|
|
TEGRA_PIN_LCD_D8_PF0,
|
|
TEGRA_PIN_LCD_D9_PF1,
|
|
TEGRA_PIN_LCD_D10_PF2,
|
|
TEGRA_PIN_LCD_D11_PF3,
|
|
TEGRA_PIN_LCD_D12_PF4,
|
|
TEGRA_PIN_LCD_D13_PF5,
|
|
TEGRA_PIN_LCD_D14_PF6,
|
|
TEGRA_PIN_LCD_D15_PF7,
|
|
TEGRA_PIN_LCD_D16_PM0,
|
|
TEGRA_PIN_LCD_D17_PM1,
|
|
};
|
|
|
|
static const unsigned ld19_18_pins[] = {
|
|
TEGRA_PIN_LCD_D18_PM2,
|
|
TEGRA_PIN_LCD_D19_PM3,
|
|
};
|
|
|
|
static const unsigned ld21_20_pins[] = {
|
|
TEGRA_PIN_LCD_D20_PM4,
|
|
TEGRA_PIN_LCD_D21_PM5,
|
|
};
|
|
|
|
static const unsigned ld23_22_pins[] = {
|
|
TEGRA_PIN_LCD_D22_PM6,
|
|
TEGRA_PIN_LCD_D23_PM7,
|
|
};
|
|
|
|
static const unsigned owc_pins[] = {
|
|
TEGRA_PIN_OWC,
|
|
};
|
|
|
|
static const unsigned pmc_pins[] = {
|
|
TEGRA_PIN_LED_BLINK_PBB0,
|
|
TEGRA_PIN_SYS_CLK_REQ_PZ5,
|
|
TEGRA_PIN_CORE_PWR_REQ,
|
|
TEGRA_PIN_CPU_PWR_REQ,
|
|
TEGRA_PIN_PWR_INT_N,
|
|
};
|
|
|
|
static const unsigned pta_pins[] = {
|
|
TEGRA_PIN_GEN2_I2C_SCL_PT5,
|
|
TEGRA_PIN_GEN2_I2C_SDA_PT6,
|
|
};
|
|
|
|
static const unsigned rm_pins[] = {
|
|
TEGRA_PIN_GEN1_I2C_SCL_PC4,
|
|
TEGRA_PIN_GEN1_I2C_SDA_PC5,
|
|
};
|
|
|
|
static const unsigned sdb_pins[] = {
|
|
TEGRA_PIN_SDIO3_CMD_PA7,
|
|
};
|
|
|
|
static const unsigned sdc_pins[] = {
|
|
TEGRA_PIN_SDIO3_DAT0_PB7,
|
|
TEGRA_PIN_SDIO3_DAT1_PB6,
|
|
TEGRA_PIN_SDIO3_DAT2_PB5,
|
|
TEGRA_PIN_SDIO3_DAT3_PB4,
|
|
};
|
|
|
|
static const unsigned sdd_pins[] = {
|
|
TEGRA_PIN_SDIO3_CLK_PA6,
|
|
};
|
|
|
|
static const unsigned sdio1_pins[] = {
|
|
TEGRA_PIN_SDIO1_CLK_PZ0,
|
|
TEGRA_PIN_SDIO1_CMD_PZ1,
|
|
TEGRA_PIN_SDIO1_DAT0_PY7,
|
|
TEGRA_PIN_SDIO1_DAT1_PY6,
|
|
TEGRA_PIN_SDIO1_DAT2_PY5,
|
|
TEGRA_PIN_SDIO1_DAT3_PY4,
|
|
};
|
|
|
|
static const unsigned slxa_pins[] = {
|
|
TEGRA_PIN_SDIO3_DAT4_PD1,
|
|
};
|
|
|
|
static const unsigned slxc_pins[] = {
|
|
TEGRA_PIN_SDIO3_DAT6_PD3,
|
|
};
|
|
|
|
static const unsigned slxd_pins[] = {
|
|
TEGRA_PIN_SDIO3_DAT7_PD4,
|
|
};
|
|
|
|
static const unsigned slxk_pins[] = {
|
|
TEGRA_PIN_SDIO3_DAT5_PD0,
|
|
};
|
|
|
|
static const unsigned spdi_pins[] = {
|
|
TEGRA_PIN_SPDIF_IN_PK6,
|
|
};
|
|
|
|
static const unsigned spdo_pins[] = {
|
|
TEGRA_PIN_SPDIF_OUT_PK5,
|
|
};
|
|
|
|
static const unsigned spia_pins[] = {
|
|
TEGRA_PIN_SPI2_MOSI_PX0,
|
|
};
|
|
|
|
static const unsigned spib_pins[] = {
|
|
TEGRA_PIN_SPI2_MISO_PX1,
|
|
};
|
|
|
|
static const unsigned spic_pins[] = {
|
|
TEGRA_PIN_SPI2_CS0_N_PX3,
|
|
TEGRA_PIN_SPI2_SCK_PX2,
|
|
};
|
|
|
|
static const unsigned spid_pins[] = {
|
|
TEGRA_PIN_SPI1_MOSI_PX4,
|
|
};
|
|
|
|
static const unsigned spie_pins[] = {
|
|
TEGRA_PIN_SPI1_CS0_N_PX6,
|
|
TEGRA_PIN_SPI1_SCK_PX5,
|
|
};
|
|
|
|
static const unsigned spif_pins[] = {
|
|
TEGRA_PIN_SPI1_MISO_PX7,
|
|
};
|
|
|
|
static const unsigned spig_pins[] = {
|
|
TEGRA_PIN_SPI2_CS1_N_PW2,
|
|
};
|
|
|
|
static const unsigned spih_pins[] = {
|
|
TEGRA_PIN_SPI2_CS2_N_PW3,
|
|
};
|
|
|
|
static const unsigned uaa_pins[] = {
|
|
TEGRA_PIN_ULPI_DATA0_PO1,
|
|
TEGRA_PIN_ULPI_DATA1_PO2,
|
|
TEGRA_PIN_ULPI_DATA2_PO3,
|
|
TEGRA_PIN_ULPI_DATA3_PO4,
|
|
};
|
|
|
|
static const unsigned uab_pins[] = {
|
|
TEGRA_PIN_ULPI_DATA4_PO5,
|
|
TEGRA_PIN_ULPI_DATA5_PO6,
|
|
TEGRA_PIN_ULPI_DATA6_PO7,
|
|
TEGRA_PIN_ULPI_DATA7_PO0,
|
|
};
|
|
|
|
static const unsigned uac_pins[] = {
|
|
TEGRA_PIN_PV0,
|
|
TEGRA_PIN_PV1,
|
|
TEGRA_PIN_PV2,
|
|
TEGRA_PIN_PV3,
|
|
};
|
|
|
|
static const unsigned ck32_pins[] = {
|
|
TEGRA_PIN_CLK_32_K_IN,
|
|
};
|
|
|
|
static const unsigned uad_pins[] = {
|
|
TEGRA_PIN_UART2_RXD_PC3,
|
|
TEGRA_PIN_UART2_TXD_PC2,
|
|
};
|
|
|
|
static const unsigned uca_pins[] = {
|
|
TEGRA_PIN_UART3_RXD_PW7,
|
|
TEGRA_PIN_UART3_TXD_PW6,
|
|
};
|
|
|
|
static const unsigned ucb_pins[] = {
|
|
TEGRA_PIN_UART3_CTS_N_PA1,
|
|
TEGRA_PIN_UART3_RTS_N_PC0,
|
|
};
|
|
|
|
static const unsigned uda_pins[] = {
|
|
TEGRA_PIN_ULPI_CLK_PY0,
|
|
TEGRA_PIN_ULPI_DIR_PY1,
|
|
TEGRA_PIN_ULPI_NXT_PY2,
|
|
TEGRA_PIN_ULPI_STP_PY3,
|
|
};
|
|
|
|
static const unsigned ddrc_pins[] = {
|
|
TEGRA_PIN_DDR_COMP_PD,
|
|
TEGRA_PIN_DDR_COMP_PU,
|
|
};
|
|
|
|
static const unsigned pmca_pins[] = {
|
|
TEGRA_PIN_LED_BLINK_PBB0,
|
|
};
|
|
|
|
static const unsigned pmcb_pins[] = {
|
|
TEGRA_PIN_SYS_CLK_REQ_PZ5,
|
|
};
|
|
|
|
static const unsigned pmcc_pins[] = {
|
|
TEGRA_PIN_CORE_PWR_REQ,
|
|
};
|
|
|
|
static const unsigned pmcd_pins[] = {
|
|
TEGRA_PIN_CPU_PWR_REQ,
|
|
};
|
|
|
|
static const unsigned pmce_pins[] = {
|
|
TEGRA_PIN_PWR_INT_N,
|
|
};
|
|
|
|
static const unsigned xm2c_pins[] = {
|
|
TEGRA_PIN_DDR_A0,
|
|
TEGRA_PIN_DDR_A1,
|
|
TEGRA_PIN_DDR_A2,
|
|
TEGRA_PIN_DDR_A3,
|
|
TEGRA_PIN_DDR_A4,
|
|
TEGRA_PIN_DDR_A5,
|
|
TEGRA_PIN_DDR_A6,
|
|
TEGRA_PIN_DDR_A7,
|
|
TEGRA_PIN_DDR_A8,
|
|
TEGRA_PIN_DDR_A9,
|
|
TEGRA_PIN_DDR_A10,
|
|
TEGRA_PIN_DDR_A11,
|
|
TEGRA_PIN_DDR_A12,
|
|
TEGRA_PIN_DDR_A13,
|
|
TEGRA_PIN_DDR_A14,
|
|
TEGRA_PIN_DDR_CAS_N,
|
|
TEGRA_PIN_DDR_BA0,
|
|
TEGRA_PIN_DDR_BA1,
|
|
TEGRA_PIN_DDR_BA2,
|
|
TEGRA_PIN_DDR_DQS0P,
|
|
TEGRA_PIN_DDR_DQS0N,
|
|
TEGRA_PIN_DDR_DQS1P,
|
|
TEGRA_PIN_DDR_DQS1N,
|
|
TEGRA_PIN_DDR_DQS2P,
|
|
TEGRA_PIN_DDR_DQS2N,
|
|
TEGRA_PIN_DDR_DQS3P,
|
|
TEGRA_PIN_DDR_DQS3N,
|
|
TEGRA_PIN_DDR_CS0_N,
|
|
TEGRA_PIN_DDR_CS1_N,
|
|
TEGRA_PIN_DDR_CKE0,
|
|
TEGRA_PIN_DDR_CKE1,
|
|
TEGRA_PIN_DDR_CLK,
|
|
TEGRA_PIN_DDR_CLK_N,
|
|
TEGRA_PIN_DDR_DM0,
|
|
TEGRA_PIN_DDR_DM1,
|
|
TEGRA_PIN_DDR_DM2,
|
|
TEGRA_PIN_DDR_DM3,
|
|
TEGRA_PIN_DDR_ODT,
|
|
TEGRA_PIN_DDR_RAS_N,
|
|
TEGRA_PIN_DDR_WE_N,
|
|
TEGRA_PIN_DDR_QUSE0,
|
|
TEGRA_PIN_DDR_QUSE1,
|
|
TEGRA_PIN_DDR_QUSE2,
|
|
TEGRA_PIN_DDR_QUSE3,
|
|
};
|
|
|
|
static const unsigned xm2d_pins[] = {
|
|
TEGRA_PIN_DDR_DQ0,
|
|
TEGRA_PIN_DDR_DQ1,
|
|
TEGRA_PIN_DDR_DQ2,
|
|
TEGRA_PIN_DDR_DQ3,
|
|
TEGRA_PIN_DDR_DQ4,
|
|
TEGRA_PIN_DDR_DQ5,
|
|
TEGRA_PIN_DDR_DQ6,
|
|
TEGRA_PIN_DDR_DQ7,
|
|
TEGRA_PIN_DDR_DQ8,
|
|
TEGRA_PIN_DDR_DQ9,
|
|
TEGRA_PIN_DDR_DQ10,
|
|
TEGRA_PIN_DDR_DQ11,
|
|
TEGRA_PIN_DDR_DQ12,
|
|
TEGRA_PIN_DDR_DQ13,
|
|
TEGRA_PIN_DDR_DQ14,
|
|
TEGRA_PIN_DDR_DQ15,
|
|
TEGRA_PIN_DDR_DQ16,
|
|
TEGRA_PIN_DDR_DQ17,
|
|
TEGRA_PIN_DDR_DQ18,
|
|
TEGRA_PIN_DDR_DQ19,
|
|
TEGRA_PIN_DDR_DQ20,
|
|
TEGRA_PIN_DDR_DQ21,
|
|
TEGRA_PIN_DDR_DQ22,
|
|
TEGRA_PIN_DDR_DQ23,
|
|
TEGRA_PIN_DDR_DQ24,
|
|
TEGRA_PIN_DDR_DQ25,
|
|
TEGRA_PIN_DDR_DQ26,
|
|
TEGRA_PIN_DDR_DQ27,
|
|
TEGRA_PIN_DDR_DQ28,
|
|
TEGRA_PIN_DDR_DQ29,
|
|
TEGRA_PIN_DDR_DQ30,
|
|
TEGRA_PIN_DDR_DQ31,
|
|
};
|
|
|
|
static const unsigned drive_ao1_pins[] = {
|
|
TEGRA_PIN_SYS_RESET,
|
|
TEGRA_PIN_PWR_I2C_SCL_PZ6,
|
|
TEGRA_PIN_PWR_I2C_SDA_PZ7,
|
|
TEGRA_PIN_KB_ROW0_PR0,
|
|
TEGRA_PIN_KB_ROW1_PR1,
|
|
TEGRA_PIN_KB_ROW2_PR2,
|
|
TEGRA_PIN_KB_ROW3_PR3,
|
|
TEGRA_PIN_KB_ROW4_PR4,
|
|
TEGRA_PIN_KB_ROW5_PR5,
|
|
TEGRA_PIN_KB_ROW6_PR6,
|
|
TEGRA_PIN_KB_ROW7_PR7,
|
|
};
|
|
|
|
static const unsigned drive_ao2_pins[] = {
|
|
TEGRA_PIN_KB_ROW8_PS0,
|
|
TEGRA_PIN_KB_ROW9_PS1,
|
|
TEGRA_PIN_KB_ROW10_PS2,
|
|
TEGRA_PIN_KB_ROW11_PS3,
|
|
TEGRA_PIN_KB_ROW12_PS4,
|
|
TEGRA_PIN_KB_ROW13_PS5,
|
|
TEGRA_PIN_KB_ROW14_PS6,
|
|
TEGRA_PIN_KB_ROW15_PS7,
|
|
TEGRA_PIN_KB_COL0_PQ0,
|
|
TEGRA_PIN_KB_COL1_PQ1,
|
|
TEGRA_PIN_KB_COL2_PQ2,
|
|
TEGRA_PIN_KB_COL3_PQ3,
|
|
TEGRA_PIN_KB_COL4_PQ4,
|
|
TEGRA_PIN_KB_COL5_PQ5,
|
|
TEGRA_PIN_KB_COL6_PQ6,
|
|
TEGRA_PIN_KB_COL7_PQ7,
|
|
TEGRA_PIN_LED_BLINK_PBB0,
|
|
TEGRA_PIN_SYS_CLK_REQ_PZ5,
|
|
TEGRA_PIN_CORE_PWR_REQ,
|
|
TEGRA_PIN_CPU_PWR_REQ,
|
|
TEGRA_PIN_PWR_INT_N,
|
|
TEGRA_PIN_CLK_32_K_IN,
|
|
};
|
|
|
|
static const unsigned drive_at1_pins[] = {
|
|
TEGRA_PIN_GMI_IORDY_PI5,
|
|
TEGRA_PIN_GMI_AD8_PH0,
|
|
TEGRA_PIN_GMI_AD9_PH1,
|
|
TEGRA_PIN_GMI_AD10_PH2,
|
|
TEGRA_PIN_GMI_AD11_PH3,
|
|
TEGRA_PIN_GMI_AD12_PH4,
|
|
TEGRA_PIN_GMI_AD13_PH5,
|
|
TEGRA_PIN_GMI_AD14_PH6,
|
|
TEGRA_PIN_GMI_AD15_PH7,
|
|
TEGRA_PIN_GMI_CS7_N_PI6,
|
|
TEGRA_PIN_GMI_DPD_PT7,
|
|
TEGRA_PIN_GEN2_I2C_SCL_PT5,
|
|
TEGRA_PIN_GEN2_I2C_SDA_PT6,
|
|
};
|
|
|
|
static const unsigned drive_at2_pins[] = {
|
|
TEGRA_PIN_GMI_WAIT_PI7,
|
|
TEGRA_PIN_GMI_ADV_N_PK0,
|
|
TEGRA_PIN_GMI_CLK_PK1,
|
|
TEGRA_PIN_GMI_CS6_N_PI3,
|
|
TEGRA_PIN_GMI_CS5_N_PI2,
|
|
TEGRA_PIN_GMI_CS4_N_PK2,
|
|
TEGRA_PIN_GMI_CS3_N_PK4,
|
|
TEGRA_PIN_GMI_CS2_N_PK3,
|
|
TEGRA_PIN_GMI_AD0_PG0,
|
|
TEGRA_PIN_GMI_AD1_PG1,
|
|
TEGRA_PIN_GMI_AD2_PG2,
|
|
TEGRA_PIN_GMI_AD3_PG3,
|
|
TEGRA_PIN_GMI_AD4_PG4,
|
|
TEGRA_PIN_GMI_AD5_PG5,
|
|
TEGRA_PIN_GMI_AD6_PG6,
|
|
TEGRA_PIN_GMI_AD7_PG7,
|
|
TEGRA_PIN_GMI_HIOW_N_PI0,
|
|
TEGRA_PIN_GMI_HIOR_N_PI1,
|
|
TEGRA_PIN_GMI_RST_N_PI4,
|
|
};
|
|
|
|
static const unsigned drive_cdev1_pins[] = {
|
|
TEGRA_PIN_DAP_MCLK1_PW4,
|
|
};
|
|
|
|
static const unsigned drive_cdev2_pins[] = {
|
|
TEGRA_PIN_DAP_MCLK2_PW5,
|
|
};
|
|
|
|
static const unsigned drive_csus_pins[] = {
|
|
TEGRA_PIN_VI_MCLK_PT1,
|
|
};
|
|
|
|
static const unsigned drive_dap1_pins[] = {
|
|
TEGRA_PIN_DAP1_FS_PN0,
|
|
TEGRA_PIN_DAP1_DIN_PN1,
|
|
TEGRA_PIN_DAP1_DOUT_PN2,
|
|
TEGRA_PIN_DAP1_SCLK_PN3,
|
|
TEGRA_PIN_SPDIF_OUT_PK5,
|
|
TEGRA_PIN_SPDIF_IN_PK6,
|
|
};
|
|
|
|
static const unsigned drive_dap2_pins[] = {
|
|
TEGRA_PIN_DAP2_FS_PA2,
|
|
TEGRA_PIN_DAP2_SCLK_PA3,
|
|
TEGRA_PIN_DAP2_DIN_PA4,
|
|
TEGRA_PIN_DAP2_DOUT_PA5,
|
|
};
|
|
|
|
static const unsigned drive_dap3_pins[] = {
|
|
TEGRA_PIN_DAP3_FS_PP0,
|
|
TEGRA_PIN_DAP3_DIN_PP1,
|
|
TEGRA_PIN_DAP3_DOUT_PP2,
|
|
TEGRA_PIN_DAP3_SCLK_PP3,
|
|
};
|
|
|
|
static const unsigned drive_dap4_pins[] = {
|
|
TEGRA_PIN_DAP4_FS_PP4,
|
|
TEGRA_PIN_DAP4_DIN_PP5,
|
|
TEGRA_PIN_DAP4_DOUT_PP6,
|
|
TEGRA_PIN_DAP4_SCLK_PP7,
|
|
};
|
|
|
|
static const unsigned drive_dbg_pins[] = {
|
|
TEGRA_PIN_PU0,
|
|
TEGRA_PIN_PU1,
|
|
TEGRA_PIN_PU2,
|
|
TEGRA_PIN_PU3,
|
|
TEGRA_PIN_PU4,
|
|
TEGRA_PIN_PU5,
|
|
TEGRA_PIN_PU6,
|
|
TEGRA_PIN_JTAG_RTCK_PU7,
|
|
TEGRA_PIN_GEN1_I2C_SDA_PC5,
|
|
TEGRA_PIN_GEN1_I2C_SCL_PC4,
|
|
TEGRA_PIN_JTAG_TRST_N,
|
|
TEGRA_PIN_JTAG_TDO,
|
|
TEGRA_PIN_JTAG_TMS,
|
|
TEGRA_PIN_JTAG_TCK,
|
|
TEGRA_PIN_JTAG_TDI,
|
|
TEGRA_PIN_TEST_MODE_EN,
|
|
};
|
|
|
|
static const unsigned drive_lcd1_pins[] = {
|
|
TEGRA_PIN_LCD_PWR1_PC1,
|
|
TEGRA_PIN_LCD_PWR2_PC6,
|
|
TEGRA_PIN_LCD_SDIN_PZ2,
|
|
TEGRA_PIN_LCD_SDOUT_PN5,
|
|
TEGRA_PIN_LCD_WR_N_PZ3,
|
|
TEGRA_PIN_LCD_CS0_N_PN4,
|
|
TEGRA_PIN_LCD_DC0_PN6,
|
|
TEGRA_PIN_LCD_SCK_PZ4,
|
|
};
|
|
|
|
static const unsigned drive_lcd2_pins[] = {
|
|
TEGRA_PIN_LCD_PWR0_PB2,
|
|
TEGRA_PIN_LCD_PCLK_PB3,
|
|
TEGRA_PIN_LCD_DE_PJ1,
|
|
TEGRA_PIN_LCD_HSYNC_PJ3,
|
|
TEGRA_PIN_LCD_VSYNC_PJ4,
|
|
TEGRA_PIN_LCD_D0_PE0,
|
|
TEGRA_PIN_LCD_D1_PE1,
|
|
TEGRA_PIN_LCD_D2_PE2,
|
|
TEGRA_PIN_LCD_D3_PE3,
|
|
TEGRA_PIN_LCD_D4_PE4,
|
|
TEGRA_PIN_LCD_D5_PE5,
|
|
TEGRA_PIN_LCD_D6_PE6,
|
|
TEGRA_PIN_LCD_D7_PE7,
|
|
TEGRA_PIN_LCD_D8_PF0,
|
|
TEGRA_PIN_LCD_D9_PF1,
|
|
TEGRA_PIN_LCD_D10_PF2,
|
|
TEGRA_PIN_LCD_D11_PF3,
|
|
TEGRA_PIN_LCD_D12_PF4,
|
|
TEGRA_PIN_LCD_D13_PF5,
|
|
TEGRA_PIN_LCD_D14_PF6,
|
|
TEGRA_PIN_LCD_D15_PF7,
|
|
TEGRA_PIN_LCD_D16_PM0,
|
|
TEGRA_PIN_LCD_D17_PM1,
|
|
TEGRA_PIN_LCD_D18_PM2,
|
|
TEGRA_PIN_LCD_D19_PM3,
|
|
TEGRA_PIN_LCD_D20_PM4,
|
|
TEGRA_PIN_LCD_D21_PM5,
|
|
TEGRA_PIN_LCD_D22_PM6,
|
|
TEGRA_PIN_LCD_D23_PM7,
|
|
TEGRA_PIN_LCD_CS1_N_PW0,
|
|
TEGRA_PIN_LCD_M1_PW1,
|
|
TEGRA_PIN_LCD_DC1_PV7,
|
|
TEGRA_PIN_HDMI_INT_N_PN7,
|
|
};
|
|
|
|
static const unsigned drive_sdmmc2_pins[] = {
|
|
TEGRA_PIN_SDIO3_DAT4_PD1,
|
|
TEGRA_PIN_SDIO3_DAT5_PD0,
|
|
TEGRA_PIN_SDIO3_DAT6_PD3,
|
|
TEGRA_PIN_SDIO3_DAT7_PD4,
|
|
};
|
|
|
|
static const unsigned drive_sdmmc3_pins[] = {
|
|
TEGRA_PIN_SDIO3_CLK_PA6,
|
|
TEGRA_PIN_SDIO3_CMD_PA7,
|
|
TEGRA_PIN_SDIO3_DAT0_PB7,
|
|
TEGRA_PIN_SDIO3_DAT1_PB6,
|
|
TEGRA_PIN_SDIO3_DAT2_PB5,
|
|
TEGRA_PIN_SDIO3_DAT3_PB4,
|
|
TEGRA_PIN_PV4,
|
|
TEGRA_PIN_PV5,
|
|
TEGRA_PIN_PV6,
|
|
};
|
|
|
|
static const unsigned drive_spi_pins[] = {
|
|
TEGRA_PIN_SPI2_MOSI_PX0,
|
|
TEGRA_PIN_SPI2_MISO_PX1,
|
|
TEGRA_PIN_SPI2_SCK_PX2,
|
|
TEGRA_PIN_SPI2_CS0_N_PX3,
|
|
TEGRA_PIN_SPI1_MOSI_PX4,
|
|
TEGRA_PIN_SPI1_SCK_PX5,
|
|
TEGRA_PIN_SPI1_CS0_N_PX6,
|
|
TEGRA_PIN_SPI1_MISO_PX7,
|
|
TEGRA_PIN_SPI2_CS1_N_PW2,
|
|
TEGRA_PIN_SPI2_CS2_N_PW3,
|
|
};
|
|
|
|
static const unsigned drive_uaa_pins[] = {
|
|
TEGRA_PIN_ULPI_DATA0_PO1,
|
|
TEGRA_PIN_ULPI_DATA1_PO2,
|
|
TEGRA_PIN_ULPI_DATA2_PO3,
|
|
TEGRA_PIN_ULPI_DATA3_PO4,
|
|
};
|
|
|
|
static const unsigned drive_uab_pins[] = {
|
|
TEGRA_PIN_ULPI_DATA4_PO5,
|
|
TEGRA_PIN_ULPI_DATA5_PO6,
|
|
TEGRA_PIN_ULPI_DATA6_PO7,
|
|
TEGRA_PIN_ULPI_DATA7_PO0,
|
|
TEGRA_PIN_PV0,
|
|
TEGRA_PIN_PV1,
|
|
TEGRA_PIN_PV2,
|
|
TEGRA_PIN_PV3,
|
|
};
|
|
|
|
static const unsigned drive_uart2_pins[] = {
|
|
TEGRA_PIN_UART2_TXD_PC2,
|
|
TEGRA_PIN_UART2_RXD_PC3,
|
|
TEGRA_PIN_UART2_RTS_N_PJ6,
|
|
TEGRA_PIN_UART2_CTS_N_PJ5,
|
|
};
|
|
|
|
static const unsigned drive_uart3_pins[] = {
|
|
TEGRA_PIN_UART3_TXD_PW6,
|
|
TEGRA_PIN_UART3_RXD_PW7,
|
|
TEGRA_PIN_UART3_RTS_N_PC0,
|
|
TEGRA_PIN_UART3_CTS_N_PA1,
|
|
};
|
|
|
|
static const unsigned drive_vi1_pins[] = {
|
|
TEGRA_PIN_VI_D0_PT4,
|
|
TEGRA_PIN_VI_D1_PD5,
|
|
TEGRA_PIN_VI_D2_PL0,
|
|
TEGRA_PIN_VI_D3_PL1,
|
|
TEGRA_PIN_VI_D4_PL2,
|
|
TEGRA_PIN_VI_D5_PL3,
|
|
TEGRA_PIN_VI_D6_PL4,
|
|
TEGRA_PIN_VI_D7_PL5,
|
|
TEGRA_PIN_VI_D8_PL6,
|
|
TEGRA_PIN_VI_D9_PL7,
|
|
TEGRA_PIN_VI_D10_PT2,
|
|
TEGRA_PIN_VI_D11_PT3,
|
|
TEGRA_PIN_VI_PCLK_PT0,
|
|
TEGRA_PIN_VI_VSYNC_PD6,
|
|
TEGRA_PIN_VI_HSYNC_PD7,
|
|
};
|
|
|
|
static const unsigned drive_vi2_pins[] = {
|
|
TEGRA_PIN_VI_GP0_PBB1,
|
|
TEGRA_PIN_CAM_I2C_SCL_PBB2,
|
|
TEGRA_PIN_CAM_I2C_SDA_PBB3,
|
|
TEGRA_PIN_VI_GP3_PBB4,
|
|
TEGRA_PIN_VI_GP4_PBB5,
|
|
TEGRA_PIN_VI_GP5_PD2,
|
|
TEGRA_PIN_VI_GP6_PA0,
|
|
};
|
|
|
|
static const unsigned drive_xm2a_pins[] = {
|
|
TEGRA_PIN_DDR_A0,
|
|
TEGRA_PIN_DDR_A1,
|
|
TEGRA_PIN_DDR_A2,
|
|
TEGRA_PIN_DDR_A3,
|
|
TEGRA_PIN_DDR_A4,
|
|
TEGRA_PIN_DDR_A5,
|
|
TEGRA_PIN_DDR_A6,
|
|
TEGRA_PIN_DDR_A7,
|
|
TEGRA_PIN_DDR_A8,
|
|
TEGRA_PIN_DDR_A9,
|
|
TEGRA_PIN_DDR_A10,
|
|
TEGRA_PIN_DDR_A11,
|
|
TEGRA_PIN_DDR_A12,
|
|
TEGRA_PIN_DDR_A13,
|
|
TEGRA_PIN_DDR_A14,
|
|
TEGRA_PIN_DDR_BA0,
|
|
TEGRA_PIN_DDR_BA1,
|
|
TEGRA_PIN_DDR_BA2,
|
|
TEGRA_PIN_DDR_CS0_N,
|
|
TEGRA_PIN_DDR_CS1_N,
|
|
TEGRA_PIN_DDR_ODT,
|
|
TEGRA_PIN_DDR_RAS_N,
|
|
TEGRA_PIN_DDR_CAS_N,
|
|
TEGRA_PIN_DDR_WE_N,
|
|
TEGRA_PIN_DDR_CKE0,
|
|
TEGRA_PIN_DDR_CKE1,
|
|
};
|
|
|
|
static const unsigned drive_xm2c_pins[] = {
|
|
TEGRA_PIN_DDR_DQS0P,
|
|
TEGRA_PIN_DDR_DQS0N,
|
|
TEGRA_PIN_DDR_DQS1P,
|
|
TEGRA_PIN_DDR_DQS1N,
|
|
TEGRA_PIN_DDR_DQS2P,
|
|
TEGRA_PIN_DDR_DQS2N,
|
|
TEGRA_PIN_DDR_DQS3P,
|
|
TEGRA_PIN_DDR_DQS3N,
|
|
TEGRA_PIN_DDR_QUSE0,
|
|
TEGRA_PIN_DDR_QUSE1,
|
|
TEGRA_PIN_DDR_QUSE2,
|
|
TEGRA_PIN_DDR_QUSE3,
|
|
};
|
|
|
|
static const unsigned drive_xm2d_pins[] = {
|
|
TEGRA_PIN_DDR_DQ0,
|
|
TEGRA_PIN_DDR_DQ1,
|
|
TEGRA_PIN_DDR_DQ2,
|
|
TEGRA_PIN_DDR_DQ3,
|
|
TEGRA_PIN_DDR_DQ4,
|
|
TEGRA_PIN_DDR_DQ5,
|
|
TEGRA_PIN_DDR_DQ6,
|
|
TEGRA_PIN_DDR_DQ7,
|
|
TEGRA_PIN_DDR_DQ8,
|
|
TEGRA_PIN_DDR_DQ9,
|
|
TEGRA_PIN_DDR_DQ10,
|
|
TEGRA_PIN_DDR_DQ11,
|
|
TEGRA_PIN_DDR_DQ12,
|
|
TEGRA_PIN_DDR_DQ13,
|
|
TEGRA_PIN_DDR_DQ14,
|
|
TEGRA_PIN_DDR_DQ15,
|
|
TEGRA_PIN_DDR_DQ16,
|
|
TEGRA_PIN_DDR_DQ17,
|
|
TEGRA_PIN_DDR_DQ18,
|
|
TEGRA_PIN_DDR_DQ19,
|
|
TEGRA_PIN_DDR_DQ20,
|
|
TEGRA_PIN_DDR_DQ21,
|
|
TEGRA_PIN_DDR_DQ22,
|
|
TEGRA_PIN_DDR_DQ23,
|
|
TEGRA_PIN_DDR_DQ24,
|
|
TEGRA_PIN_DDR_DQ25,
|
|
TEGRA_PIN_DDR_DQ26,
|
|
TEGRA_PIN_DDR_DQ27,
|
|
TEGRA_PIN_DDR_DQ28,
|
|
TEGRA_PIN_DDR_DQ29,
|
|
TEGRA_PIN_DDR_DQ30,
|
|
TEGRA_PIN_DDR_DQ31,
|
|
TEGRA_PIN_DDR_DM0,
|
|
TEGRA_PIN_DDR_DM1,
|
|
TEGRA_PIN_DDR_DM2,
|
|
TEGRA_PIN_DDR_DM3,
|
|
};
|
|
|
|
static const unsigned drive_xm2clk_pins[] = {
|
|
TEGRA_PIN_DDR_CLK,
|
|
TEGRA_PIN_DDR_CLK_N,
|
|
};
|
|
|
|
static const unsigned drive_sdio1_pins[] = {
|
|
TEGRA_PIN_SDIO1_CLK_PZ0,
|
|
TEGRA_PIN_SDIO1_CMD_PZ1,
|
|
TEGRA_PIN_SDIO1_DAT0_PY7,
|
|
TEGRA_PIN_SDIO1_DAT1_PY6,
|
|
TEGRA_PIN_SDIO1_DAT2_PY5,
|
|
TEGRA_PIN_SDIO1_DAT3_PY4,
|
|
};
|
|
|
|
static const unsigned drive_crt_pins[] = {
|
|
TEGRA_PIN_CRT_HSYNC,
|
|
TEGRA_PIN_CRT_VSYNC,
|
|
};
|
|
|
|
static const unsigned drive_ddc_pins[] = {
|
|
TEGRA_PIN_DDC_SCL,
|
|
TEGRA_PIN_DDC_SDA,
|
|
};
|
|
|
|
static const unsigned drive_gma_pins[] = {
|
|
TEGRA_PIN_GMI_AD20_PAA0,
|
|
TEGRA_PIN_GMI_AD21_PAA1,
|
|
TEGRA_PIN_GMI_AD22_PAA2,
|
|
TEGRA_PIN_GMI_AD23_PAA3,
|
|
};
|
|
|
|
static const unsigned drive_gmb_pins[] = {
|
|
TEGRA_PIN_GMI_WP_N_PC7,
|
|
};
|
|
|
|
static const unsigned drive_gmc_pins[] = {
|
|
TEGRA_PIN_GMI_AD16_PJ7,
|
|
TEGRA_PIN_GMI_AD17_PB0,
|
|
TEGRA_PIN_GMI_AD18_PB1,
|
|
TEGRA_PIN_GMI_AD19_PK7,
|
|
};
|
|
|
|
static const unsigned drive_gmd_pins[] = {
|
|
TEGRA_PIN_GMI_CS0_N_PJ0,
|
|
TEGRA_PIN_GMI_CS1_N_PJ2,
|
|
};
|
|
|
|
static const unsigned drive_gme_pins[] = {
|
|
TEGRA_PIN_GMI_AD24_PAA4,
|
|
TEGRA_PIN_GMI_AD25_PAA5,
|
|
TEGRA_PIN_GMI_AD26_PAA6,
|
|
TEGRA_PIN_GMI_AD27_PAA7,
|
|
};
|
|
|
|
static const unsigned drive_owr_pins[] = {
|
|
TEGRA_PIN_OWC,
|
|
};
|
|
|
|
static const unsigned drive_uda_pins[] = {
|
|
TEGRA_PIN_ULPI_CLK_PY0,
|
|
TEGRA_PIN_ULPI_DIR_PY1,
|
|
TEGRA_PIN_ULPI_NXT_PY2,
|
|
TEGRA_PIN_ULPI_STP_PY3,
|
|
};
|
|
|
|
enum tegra_mux {
|
|
TEGRA_MUX_AHB_CLK,
|
|
TEGRA_MUX_APB_CLK,
|
|
TEGRA_MUX_AUDIO_SYNC,
|
|
TEGRA_MUX_CRT,
|
|
TEGRA_MUX_DAP1,
|
|
TEGRA_MUX_DAP2,
|
|
TEGRA_MUX_DAP3,
|
|
TEGRA_MUX_DAP4,
|
|
TEGRA_MUX_DAP5,
|
|
TEGRA_MUX_DISPLAYA,
|
|
TEGRA_MUX_DISPLAYB,
|
|
TEGRA_MUX_EMC_TEST0_DLL,
|
|
TEGRA_MUX_EMC_TEST1_DLL,
|
|
TEGRA_MUX_GMI,
|
|
TEGRA_MUX_GMI_INT,
|
|
TEGRA_MUX_HDMI,
|
|
TEGRA_MUX_I2CP,
|
|
TEGRA_MUX_I2C1,
|
|
TEGRA_MUX_I2C2,
|
|
TEGRA_MUX_I2C3,
|
|
TEGRA_MUX_IDE,
|
|
TEGRA_MUX_IRDA,
|
|
TEGRA_MUX_KBC,
|
|
TEGRA_MUX_MIO,
|
|
TEGRA_MUX_MIPI_HS,
|
|
TEGRA_MUX_NAND,
|
|
TEGRA_MUX_OSC,
|
|
TEGRA_MUX_OWR,
|
|
TEGRA_MUX_PCIE,
|
|
TEGRA_MUX_PLLA_OUT,
|
|
TEGRA_MUX_PLLC_OUT1,
|
|
TEGRA_MUX_PLLM_OUT1,
|
|
TEGRA_MUX_PLLP_OUT2,
|
|
TEGRA_MUX_PLLP_OUT3,
|
|
TEGRA_MUX_PLLP_OUT4,
|
|
TEGRA_MUX_PWM,
|
|
TEGRA_MUX_PWR_INTR,
|
|
TEGRA_MUX_PWR_ON,
|
|
TEGRA_MUX_RSVD1,
|
|
TEGRA_MUX_RSVD2,
|
|
TEGRA_MUX_RSVD3,
|
|
TEGRA_MUX_RSVD4,
|
|
TEGRA_MUX_RTCK,
|
|
TEGRA_MUX_SDIO1,
|
|
TEGRA_MUX_SDIO2,
|
|
TEGRA_MUX_SDIO3,
|
|
TEGRA_MUX_SDIO4,
|
|
TEGRA_MUX_SFLASH,
|
|
TEGRA_MUX_SPDIF,
|
|
TEGRA_MUX_SPI1,
|
|
TEGRA_MUX_SPI2,
|
|
TEGRA_MUX_SPI2_ALT,
|
|
TEGRA_MUX_SPI3,
|
|
TEGRA_MUX_SPI4,
|
|
TEGRA_MUX_TRACE,
|
|
TEGRA_MUX_TWC,
|
|
TEGRA_MUX_UARTA,
|
|
TEGRA_MUX_UARTB,
|
|
TEGRA_MUX_UARTC,
|
|
TEGRA_MUX_UARTD,
|
|
TEGRA_MUX_UARTE,
|
|
TEGRA_MUX_ULPI,
|
|
TEGRA_MUX_VI,
|
|
TEGRA_MUX_VI_SENSOR_CLK,
|
|
TEGRA_MUX_XIO,
|
|
};
|
|
|
|
#define FUNCTION(fname) \
|
|
{ \
|
|
.name = #fname, \
|
|
}
|
|
|
|
static struct tegra_function tegra20_functions[] = {
|
|
FUNCTION(ahb_clk),
|
|
FUNCTION(apb_clk),
|
|
FUNCTION(audio_sync),
|
|
FUNCTION(crt),
|
|
FUNCTION(dap1),
|
|
FUNCTION(dap2),
|
|
FUNCTION(dap3),
|
|
FUNCTION(dap4),
|
|
FUNCTION(dap5),
|
|
FUNCTION(displaya),
|
|
FUNCTION(displayb),
|
|
FUNCTION(emc_test0_dll),
|
|
FUNCTION(emc_test1_dll),
|
|
FUNCTION(gmi),
|
|
FUNCTION(gmi_int),
|
|
FUNCTION(hdmi),
|
|
FUNCTION(i2cp),
|
|
FUNCTION(i2c1),
|
|
FUNCTION(i2c2),
|
|
FUNCTION(i2c3),
|
|
FUNCTION(ide),
|
|
FUNCTION(irda),
|
|
FUNCTION(kbc),
|
|
FUNCTION(mio),
|
|
FUNCTION(mipi_hs),
|
|
FUNCTION(nand),
|
|
FUNCTION(osc),
|
|
FUNCTION(owr),
|
|
FUNCTION(pcie),
|
|
FUNCTION(plla_out),
|
|
FUNCTION(pllc_out1),
|
|
FUNCTION(pllm_out1),
|
|
FUNCTION(pllp_out2),
|
|
FUNCTION(pllp_out3),
|
|
FUNCTION(pllp_out4),
|
|
FUNCTION(pwm),
|
|
FUNCTION(pwr_intr),
|
|
FUNCTION(pwr_on),
|
|
FUNCTION(rsvd1),
|
|
FUNCTION(rsvd2),
|
|
FUNCTION(rsvd3),
|
|
FUNCTION(rsvd4),
|
|
FUNCTION(rtck),
|
|
FUNCTION(sdio1),
|
|
FUNCTION(sdio2),
|
|
FUNCTION(sdio3),
|
|
FUNCTION(sdio4),
|
|
FUNCTION(sflash),
|
|
FUNCTION(spdif),
|
|
FUNCTION(spi1),
|
|
FUNCTION(spi2),
|
|
FUNCTION(spi2_alt),
|
|
FUNCTION(spi3),
|
|
FUNCTION(spi4),
|
|
FUNCTION(trace),
|
|
FUNCTION(twc),
|
|
FUNCTION(uarta),
|
|
FUNCTION(uartb),
|
|
FUNCTION(uartc),
|
|
FUNCTION(uartd),
|
|
FUNCTION(uarte),
|
|
FUNCTION(ulpi),
|
|
FUNCTION(vi),
|
|
FUNCTION(vi_sensor_clk),
|
|
FUNCTION(xio),
|
|
};
|
|
|
|
#define TRISTATE_REG_A 0x14
|
|
#define PIN_MUX_CTL_REG_A 0x80
|
|
#define PULLUPDOWN_REG_A 0xa0
|
|
#define PINGROUP_REG_A 0x868
|
|
|
|
/* Pin group with mux control, and typically tri-state and pull-up/down too */
|
|
#define MUX_PG(pg_name, f0, f1, f2, f3, \
|
|
tri_r, tri_b, mux_r, mux_b, pupd_r, pupd_b) \
|
|
{ \
|
|
.name = #pg_name, \
|
|
.pins = pg_name##_pins, \
|
|
.npins = ARRAY_SIZE(pg_name##_pins), \
|
|
.funcs = { \
|
|
TEGRA_MUX_ ## f0, \
|
|
TEGRA_MUX_ ## f1, \
|
|
TEGRA_MUX_ ## f2, \
|
|
TEGRA_MUX_ ## f3, \
|
|
}, \
|
|
.mux_reg = ((mux_r) - PIN_MUX_CTL_REG_A), \
|
|
.mux_bank = 1, \
|
|
.mux_bit = mux_b, \
|
|
.pupd_reg = ((pupd_r) - PULLUPDOWN_REG_A), \
|
|
.pupd_bank = 2, \
|
|
.pupd_bit = pupd_b, \
|
|
.tri_reg = ((tri_r) - TRISTATE_REG_A), \
|
|
.tri_bank = 0, \
|
|
.tri_bit = tri_b, \
|
|
.einput_bit = -1, \
|
|
.odrain_bit = -1, \
|
|
.lock_bit = -1, \
|
|
.ioreset_bit = -1, \
|
|
.rcv_sel_bit = -1, \
|
|
.drv_reg = -1, \
|
|
}
|
|
|
|
/* Pin groups with only pull up and pull down control */
|
|
#define PULL_PG(pg_name, pupd_r, pupd_b) \
|
|
{ \
|
|
.name = #pg_name, \
|
|
.pins = pg_name##_pins, \
|
|
.npins = ARRAY_SIZE(pg_name##_pins), \
|
|
.mux_reg = -1, \
|
|
.pupd_reg = ((pupd_r) - PULLUPDOWN_REG_A), \
|
|
.pupd_bank = 2, \
|
|
.pupd_bit = pupd_b, \
|
|
.drv_reg = -1, \
|
|
}
|
|
|
|
/* Pin groups for drive strength registers (configurable version) */
|
|
#define DRV_PG_EXT(pg_name, r, hsm_b, schmitt_b, lpmd_b, \
|
|
drvdn_b, drvup_b, \
|
|
slwr_b, slwr_w, slwf_b, slwf_w) \
|
|
{ \
|
|
.name = "drive_" #pg_name, \
|
|
.pins = drive_##pg_name##_pins, \
|
|
.npins = ARRAY_SIZE(drive_##pg_name##_pins), \
|
|
.mux_reg = -1, \
|
|
.pupd_reg = -1, \
|
|
.tri_reg = -1, \
|
|
.drv_reg = ((r) - PINGROUP_REG_A), \
|
|
.drv_bank = 3, \
|
|
.hsm_bit = hsm_b, \
|
|
.schmitt_bit = schmitt_b, \
|
|
.lpmd_bit = lpmd_b, \
|
|
.drvdn_bit = drvdn_b, \
|
|
.drvdn_width = 5, \
|
|
.drvup_bit = drvup_b, \
|
|
.drvup_width = 5, \
|
|
.slwr_bit = slwr_b, \
|
|
.slwr_width = slwr_w, \
|
|
.slwf_bit = slwf_b, \
|
|
.slwf_width = slwf_w, \
|
|
.drvtype_bit = -1, \
|
|
}
|
|
|
|
/* Pin groups for drive strength registers (simple version) */
|
|
#define DRV_PG(pg_name, r) \
|
|
DRV_PG_EXT(pg_name, r, 2, 3, 4, 12, 20, 28, 2, 30, 2)
|
|
|
|
static const struct tegra_pingroup tegra20_groups[] = {
|
|
/* name, f0, f1, f2, f3, tri r/b, mux r/b, pupd r/b */
|
|
MUX_PG(ata, IDE, NAND, GMI, RSVD4, 0x14, 0, 0x80, 24, 0xa0, 0),
|
|
MUX_PG(atb, IDE, NAND, GMI, SDIO4, 0x14, 1, 0x80, 16, 0xa0, 2),
|
|
MUX_PG(atc, IDE, NAND, GMI, SDIO4, 0x14, 2, 0x80, 22, 0xa0, 4),
|
|
MUX_PG(atd, IDE, NAND, GMI, SDIO4, 0x14, 3, 0x80, 20, 0xa0, 6),
|
|
MUX_PG(ate, IDE, NAND, GMI, RSVD4, 0x18, 25, 0x80, 12, 0xa0, 8),
|
|
MUX_PG(cdev1, OSC, PLLA_OUT, PLLM_OUT1, AUDIO_SYNC, 0x14, 4, 0x88, 2, 0xa8, 0),
|
|
MUX_PG(cdev2, OSC, AHB_CLK, APB_CLK, PLLP_OUT4, 0x14, 5, 0x88, 4, 0xa8, 2),
|
|
MUX_PG(crtp, CRT, RSVD2, RSVD3, RSVD4, 0x20, 14, 0x98, 20, 0xa4, 24),
|
|
MUX_PG(csus, PLLC_OUT1, PLLP_OUT2, PLLP_OUT3, VI_SENSOR_CLK, 0x14, 6, 0x88, 6, 0xac, 24),
|
|
MUX_PG(dap1, DAP1, RSVD2, GMI, SDIO2, 0x14, 7, 0x88, 20, 0xa0, 10),
|
|
MUX_PG(dap2, DAP2, TWC, RSVD3, GMI, 0x14, 8, 0x88, 22, 0xa0, 12),
|
|
MUX_PG(dap3, DAP3, RSVD2, RSVD3, RSVD4, 0x14, 9, 0x88, 24, 0xa0, 14),
|
|
MUX_PG(dap4, DAP4, RSVD2, GMI, RSVD4, 0x14, 10, 0x88, 26, 0xa0, 16),
|
|
MUX_PG(ddc, I2C2, RSVD2, RSVD3, RSVD4, 0x18, 31, 0x88, 0, 0xb0, 28),
|
|
MUX_PG(dta, RSVD1, SDIO2, VI, RSVD4, 0x14, 11, 0x84, 20, 0xa0, 18),
|
|
MUX_PG(dtb, RSVD1, RSVD2, VI, SPI1, 0x14, 12, 0x84, 22, 0xa0, 20),
|
|
MUX_PG(dtc, RSVD1, RSVD2, VI, RSVD4, 0x14, 13, 0x84, 26, 0xa0, 22),
|
|
MUX_PG(dtd, RSVD1, SDIO2, VI, RSVD4, 0x14, 14, 0x84, 28, 0xa0, 24),
|
|
MUX_PG(dte, RSVD1, RSVD2, VI, SPI1, 0x14, 15, 0x84, 30, 0xa0, 26),
|
|
MUX_PG(dtf, I2C3, RSVD2, VI, RSVD4, 0x20, 12, 0x98, 30, 0xa0, 28),
|
|
MUX_PG(gma, UARTE, SPI3, GMI, SDIO4, 0x14, 28, 0x84, 0, 0xb0, 20),
|
|
MUX_PG(gmb, IDE, NAND, GMI, GMI_INT, 0x18, 29, 0x88, 28, 0xb0, 22),
|
|
MUX_PG(gmc, UARTD, SPI4, GMI, SFLASH, 0x14, 29, 0x84, 2, 0xb0, 24),
|
|
MUX_PG(gmd, RSVD1, NAND, GMI, SFLASH, 0x18, 30, 0x88, 30, 0xb0, 26),
|
|
MUX_PG(gme, RSVD1, DAP5, GMI, SDIO4, 0x18, 0, 0x8c, 0, 0xa8, 24),
|
|
MUX_PG(gpu, PWM, UARTA, GMI, RSVD4, 0x14, 16, 0x8c, 4, 0xa4, 20),
|
|
MUX_PG(gpu7, RTCK, RSVD2, RSVD3, RSVD4, 0x20, 11, 0x98, 28, 0xa4, 6),
|
|
MUX_PG(gpv, PCIE, RSVD2, RSVD3, RSVD4, 0x14, 17, 0x8c, 2, 0xa0, 30),
|
|
MUX_PG(hdint, HDMI, RSVD2, RSVD3, RSVD4, 0x1c, 23, 0x84, 4, -1, -1),
|
|
MUX_PG(i2cp, I2CP, RSVD2, RSVD3, RSVD4, 0x14, 18, 0x88, 8, 0xa4, 2),
|
|
MUX_PG(irrx, UARTA, UARTB, GMI, SPI4, 0x14, 20, 0x88, 18, 0xa8, 22),
|
|
MUX_PG(irtx, UARTA, UARTB, GMI, SPI4, 0x14, 19, 0x88, 16, 0xa8, 20),
|
|
MUX_PG(kbca, KBC, NAND, SDIO2, EMC_TEST0_DLL, 0x14, 22, 0x88, 10, 0xa4, 8),
|
|
MUX_PG(kbcb, KBC, NAND, SDIO2, MIO, 0x14, 21, 0x88, 12, 0xa4, 10),
|
|
MUX_PG(kbcc, KBC, NAND, TRACE, EMC_TEST1_DLL, 0x18, 26, 0x88, 14, 0xa4, 12),
|
|
MUX_PG(kbcd, KBC, NAND, SDIO2, MIO, 0x20, 10, 0x98, 26, 0xa4, 14),
|
|
MUX_PG(kbce, KBC, NAND, OWR, RSVD4, 0x14, 26, 0x80, 28, 0xb0, 2),
|
|
MUX_PG(kbcf, KBC, NAND, TRACE, MIO, 0x14, 27, 0x80, 26, 0xb0, 0),
|
|
MUX_PG(lcsn, DISPLAYA, DISPLAYB, SPI3, RSVD4, 0x1c, 31, 0x90, 12, -1, -1),
|
|
MUX_PG(ld0, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 0, 0x94, 0, -1, -1),
|
|
MUX_PG(ld1, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 1, 0x94, 2, -1, -1),
|
|
MUX_PG(ld2, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 2, 0x94, 4, -1, -1),
|
|
MUX_PG(ld3, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 3, 0x94, 6, -1, -1),
|
|
MUX_PG(ld4, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 4, 0x94, 8, -1, -1),
|
|
MUX_PG(ld5, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 5, 0x94, 10, -1, -1),
|
|
MUX_PG(ld6, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 6, 0x94, 12, -1, -1),
|
|
MUX_PG(ld7, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 7, 0x94, 14, -1, -1),
|
|
MUX_PG(ld8, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 8, 0x94, 16, -1, -1),
|
|
MUX_PG(ld9, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 9, 0x94, 18, -1, -1),
|
|
MUX_PG(ld10, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 10, 0x94, 20, -1, -1),
|
|
MUX_PG(ld11, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 11, 0x94, 22, -1, -1),
|
|
MUX_PG(ld12, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 12, 0x94, 24, -1, -1),
|
|
MUX_PG(ld13, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 13, 0x94, 26, -1, -1),
|
|
MUX_PG(ld14, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 14, 0x94, 28, -1, -1),
|
|
MUX_PG(ld15, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 15, 0x94, 30, -1, -1),
|
|
MUX_PG(ld16, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 16, 0x98, 0, -1, -1),
|
|
MUX_PG(ld17, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x1c, 17, 0x98, 2, -1, -1),
|
|
MUX_PG(ldc, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x1c, 30, 0x90, 14, -1, -1),
|
|
MUX_PG(ldi, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x20, 6, 0x98, 16, -1, -1),
|
|
MUX_PG(lhp0, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x1c, 18, 0x98, 10, -1, -1),
|
|
MUX_PG(lhp1, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x1c, 19, 0x98, 4, -1, -1),
|
|
MUX_PG(lhp2, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x1c, 20, 0x98, 6, -1, -1),
|
|
MUX_PG(lhs, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x20, 7, 0x90, 22, -1, -1),
|
|
MUX_PG(lm0, DISPLAYA, DISPLAYB, SPI3, RSVD4, 0x1c, 24, 0x90, 26, -1, -1),
|
|
MUX_PG(lm1, DISPLAYA, DISPLAYB, RSVD3, CRT, 0x1c, 25, 0x90, 28, -1, -1),
|
|
MUX_PG(lpp, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x20, 8, 0x98, 14, -1, -1),
|
|
MUX_PG(lpw0, DISPLAYA, DISPLAYB, SPI3, HDMI, 0x20, 3, 0x90, 0, -1, -1),
|
|
MUX_PG(lpw1, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x20, 4, 0x90, 2, -1, -1),
|
|
MUX_PG(lpw2, DISPLAYA, DISPLAYB, SPI3, HDMI, 0x20, 5, 0x90, 4, -1, -1),
|
|
MUX_PG(lsc0, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 27, 0x90, 18, -1, -1),
|
|
MUX_PG(lsc1, DISPLAYA, DISPLAYB, SPI3, HDMI, 0x1c, 28, 0x90, 20, -1, -1),
|
|
MUX_PG(lsck, DISPLAYA, DISPLAYB, SPI3, HDMI, 0x1c, 29, 0x90, 16, -1, -1),
|
|
MUX_PG(lsda, DISPLAYA, DISPLAYB, SPI3, HDMI, 0x20, 1, 0x90, 8, -1, -1),
|
|
MUX_PG(lsdi, DISPLAYA, DISPLAYB, SPI3, RSVD4, 0x20, 2, 0x90, 6, -1, -1),
|
|
MUX_PG(lspi, DISPLAYA, DISPLAYB, XIO, HDMI, 0x20, 0, 0x90, 10, -1, -1),
|
|
MUX_PG(lvp0, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x1c, 21, 0x90, 30, -1, -1),
|
|
MUX_PG(lvp1, DISPLAYA, DISPLAYB, RSVD3, RSVD4, 0x1c, 22, 0x98, 8, -1, -1),
|
|
MUX_PG(lvs, DISPLAYA, DISPLAYB, XIO, RSVD4, 0x1c, 26, 0x90, 24, -1, -1),
|
|
MUX_PG(owc, OWR, RSVD2, RSVD3, RSVD4, 0x14, 31, 0x84, 8, 0xb0, 30),
|
|
MUX_PG(pmc, PWR_ON, PWR_INTR, RSVD3, RSVD4, 0x14, 23, 0x98, 18, -1, -1),
|
|
MUX_PG(pta, I2C2, HDMI, GMI, RSVD4, 0x14, 24, 0x98, 22, 0xa4, 4),
|
|
MUX_PG(rm, I2C1, RSVD2, RSVD3, RSVD4, 0x14, 25, 0x80, 14, 0xa4, 0),
|
|
MUX_PG(sdb, UARTA, PWM, SDIO3, SPI2, 0x20, 15, 0x8c, 10, -1, -1),
|
|
MUX_PG(sdc, PWM, TWC, SDIO3, SPI3, 0x18, 1, 0x8c, 12, 0xac, 28),
|
|
MUX_PG(sdd, UARTA, PWM, SDIO3, SPI3, 0x18, 2, 0x8c, 14, 0xac, 30),
|
|
MUX_PG(sdio1, SDIO1, RSVD2, UARTE, UARTA, 0x14, 30, 0x80, 30, 0xb0, 18),
|
|
MUX_PG(slxa, PCIE, SPI4, SDIO3, SPI2, 0x18, 3, 0x84, 6, 0xa4, 22),
|
|
MUX_PG(slxc, SPDIF, SPI4, SDIO3, SPI2, 0x18, 5, 0x84, 10, 0xa4, 26),
|
|
MUX_PG(slxd, SPDIF, SPI4, SDIO3, SPI2, 0x18, 6, 0x84, 12, 0xa4, 28),
|
|
MUX_PG(slxk, PCIE, SPI4, SDIO3, SPI2, 0x18, 7, 0x84, 14, 0xa4, 30),
|
|
MUX_PG(spdi, SPDIF, RSVD2, I2C1, SDIO2, 0x18, 8, 0x8c, 8, 0xa4, 16),
|
|
MUX_PG(spdo, SPDIF, RSVD2, I2C1, SDIO2, 0x18, 9, 0x8c, 6, 0xa4, 18),
|
|
MUX_PG(spia, SPI1, SPI2, SPI3, GMI, 0x18, 10, 0x8c, 30, 0xa8, 4),
|
|
MUX_PG(spib, SPI1, SPI2, SPI3, GMI, 0x18, 11, 0x8c, 28, 0xa8, 6),
|
|
MUX_PG(spic, SPI1, SPI2, SPI3, GMI, 0x18, 12, 0x8c, 26, 0xa8, 8),
|
|
MUX_PG(spid, SPI2, SPI1, SPI2_ALT, GMI, 0x18, 13, 0x8c, 24, 0xa8, 10),
|
|
MUX_PG(spie, SPI2, SPI1, SPI2_ALT, GMI, 0x18, 14, 0x8c, 22, 0xa8, 12),
|
|
MUX_PG(spif, SPI3, SPI1, SPI2, RSVD4, 0x18, 15, 0x8c, 20, 0xa8, 14),
|
|
MUX_PG(spig, SPI3, SPI2, SPI2_ALT, I2C1, 0x18, 16, 0x8c, 18, 0xa8, 16),
|
|
MUX_PG(spih, SPI3, SPI2, SPI2_ALT, I2C1, 0x18, 17, 0x8c, 16, 0xa8, 18),
|
|
MUX_PG(uaa, SPI3, MIPI_HS, UARTA, ULPI, 0x18, 18, 0x80, 0, 0xac, 0),
|
|
MUX_PG(uab, SPI2, MIPI_HS, UARTA, ULPI, 0x18, 19, 0x80, 2, 0xac, 2),
|
|
MUX_PG(uac, OWR, RSVD2, RSVD3, RSVD4, 0x18, 20, 0x80, 4, 0xac, 4),
|
|
MUX_PG(uad, IRDA, SPDIF, UARTA, SPI4, 0x18, 21, 0x80, 6, 0xac, 6),
|
|
MUX_PG(uca, UARTC, RSVD2, GMI, RSVD4, 0x18, 22, 0x84, 16, 0xac, 8),
|
|
MUX_PG(ucb, UARTC, PWM, GMI, RSVD4, 0x18, 23, 0x84, 18, 0xac, 10),
|
|
MUX_PG(uda, SPI1, RSVD2, UARTD, ULPI, 0x20, 13, 0x80, 8, 0xb0, 16),
|
|
/* pg_name, pupd_r/b */
|
|
PULL_PG(ck32, 0xb0, 14),
|
|
PULL_PG(ddrc, 0xac, 26),
|
|
PULL_PG(pmca, 0xb0, 4),
|
|
PULL_PG(pmcb, 0xb0, 6),
|
|
PULL_PG(pmcc, 0xb0, 8),
|
|
PULL_PG(pmcd, 0xb0, 10),
|
|
PULL_PG(pmce, 0xb0, 12),
|
|
PULL_PG(xm2c, 0xa8, 30),
|
|
PULL_PG(xm2d, 0xa8, 28),
|
|
PULL_PG(ls, 0xac, 20),
|
|
PULL_PG(lc, 0xac, 22),
|
|
PULL_PG(ld17_0, 0xac, 12),
|
|
PULL_PG(ld19_18, 0xac, 14),
|
|
PULL_PG(ld21_20, 0xac, 16),
|
|
PULL_PG(ld23_22, 0xac, 18),
|
|
/* pg_name, r */
|
|
DRV_PG(ao1, 0x868),
|
|
DRV_PG(ao2, 0x86c),
|
|
DRV_PG(at1, 0x870),
|
|
DRV_PG(at2, 0x874),
|
|
DRV_PG(cdev1, 0x878),
|
|
DRV_PG(cdev2, 0x87c),
|
|
DRV_PG(csus, 0x880),
|
|
DRV_PG(dap1, 0x884),
|
|
DRV_PG(dap2, 0x888),
|
|
DRV_PG(dap3, 0x88c),
|
|
DRV_PG(dap4, 0x890),
|
|
DRV_PG(dbg, 0x894),
|
|
DRV_PG(lcd1, 0x898),
|
|
DRV_PG(lcd2, 0x89c),
|
|
DRV_PG(sdmmc2, 0x8a0),
|
|
DRV_PG(sdmmc3, 0x8a4),
|
|
DRV_PG(spi, 0x8a8),
|
|
DRV_PG(uaa, 0x8ac),
|
|
DRV_PG(uab, 0x8b0),
|
|
DRV_PG(uart2, 0x8b4),
|
|
DRV_PG(uart3, 0x8b8),
|
|
DRV_PG(vi1, 0x8bc),
|
|
DRV_PG(vi2, 0x8c0),
|
|
/* pg_name, r, hsm_b, schmitt_b, lpmd_b, drvdn_b, drvup_b, slwr_b, slwr_w, slwf_b, slwf_w */
|
|
DRV_PG_EXT(xm2a, 0x8c4, -1, -1, 4, 14, 19, 24, 4, 28, 4),
|
|
DRV_PG_EXT(xm2c, 0x8c8, -1, 3, -1, 14, 19, 24, 4, 28, 4),
|
|
DRV_PG_EXT(xm2d, 0x8cc, -1, 3, -1, 14, 19, 24, 4, 28, 4),
|
|
DRV_PG_EXT(xm2clk, 0x8d0, -1, -1, -1, 14, 19, 24, 4, 28, 4),
|
|
/* pg_name, r */
|
|
DRV_PG(sdio1, 0x8e0),
|
|
DRV_PG(crt, 0x8ec),
|
|
DRV_PG(ddc, 0x8f0),
|
|
DRV_PG(gma, 0x8f4),
|
|
DRV_PG(gmb, 0x8f8),
|
|
DRV_PG(gmc, 0x8fc),
|
|
DRV_PG(gmd, 0x900),
|
|
DRV_PG(gme, 0x904),
|
|
DRV_PG(owr, 0x908),
|
|
DRV_PG(uda, 0x90c),
|
|
};
|
|
|
|
static const struct tegra_pinctrl_soc_data tegra20_pinctrl = {
|
|
.ngpios = NUM_GPIOS,
|
|
.pins = tegra20_pins,
|
|
.npins = ARRAY_SIZE(tegra20_pins),
|
|
.functions = tegra20_functions,
|
|
.nfunctions = ARRAY_SIZE(tegra20_functions),
|
|
.groups = tegra20_groups,
|
|
.ngroups = ARRAY_SIZE(tegra20_groups),
|
|
};
|
|
|
|
static int tegra20_pinctrl_probe(struct platform_device *pdev)
|
|
{
|
|
return tegra_pinctrl_probe(pdev, &tegra20_pinctrl);
|
|
}
|
|
|
|
static const struct of_device_id tegra20_pinctrl_of_match[] = {
|
|
{ .compatible = "nvidia,tegra20-pinmux", },
|
|
{ },
|
|
};
|
|
|
|
static struct platform_driver tegra20_pinctrl_driver = {
|
|
.driver = {
|
|
.name = "tegra20-pinctrl",
|
|
.owner = THIS_MODULE,
|
|
.of_match_table = tegra20_pinctrl_of_match,
|
|
},
|
|
.probe = tegra20_pinctrl_probe,
|
|
.remove = tegra_pinctrl_remove,
|
|
};
|
|
module_platform_driver(tegra20_pinctrl_driver);
|
|
|
|
MODULE_AUTHOR("Stephen Warren <swarren@nvidia.com>");
|
|
MODULE_DESCRIPTION("NVIDIA Tegra20 pinctrl driver");
|
|
MODULE_LICENSE("GPL v2");
|
|
MODULE_DEVICE_TABLE(of, tegra20_pinctrl_of_match);
|