2015-10-02 19:20:50 +02:00
|
|
|
/* Copyright (c) 2010 Xiph.Org Foundation
|
|
|
|
* Copyright (c) 2013 Parrot */
|
|
|
|
/*
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
|
|
modification, are permitted provided that the following conditions
|
|
|
|
are met:
|
|
|
|
|
|
|
|
- Redistributions of source code must retain the above copyright
|
|
|
|
notice, this list of conditions and the following disclaimer.
|
|
|
|
|
|
|
|
- Redistributions in binary form must reproduce the above copyright
|
|
|
|
notice, this list of conditions and the following disclaimer in the
|
|
|
|
documentation and/or other materials provided with the distribution.
|
|
|
|
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER
|
|
|
|
OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
|
|
EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
|
|
|
|
PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
|
|
|
|
PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
|
|
|
|
LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
|
|
|
|
NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
|
|
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Original code from libtheora modified to suit to Opus */
|
2016-10-12 20:37:38 +02:00
|
|
|
|
|
|
|
#ifdef HAVE_CONFIG_H
|
|
|
|
#include "config.h"
|
|
|
|
#endif
|
2015-10-02 19:20:50 +02:00
|
|
|
|
|
|
|
#ifdef OPUS_HAVE_RTCD
|
|
|
|
|
2016-10-12 20:37:38 +02:00
|
|
|
#include "armcpu.h"
|
|
|
|
#include "cpu_support.h"
|
|
|
|
#include "os_support.h"
|
|
|
|
#include "opus_types.h"
|
2017-05-28 21:15:14 +02:00
|
|
|
#include "arch.h"
|
2015-10-02 19:20:50 +02:00
|
|
|
|
2017-05-28 21:15:14 +02:00
|
|
|
#define OPUS_CPU_ARM_V4_FLAG (1<<OPUS_ARCH_ARM_V4)
|
|
|
|
#define OPUS_CPU_ARM_EDSP_FLAG (1<<OPUS_ARCH_ARM_EDSP)
|
|
|
|
#define OPUS_CPU_ARM_MEDIA_FLAG (1<<OPUS_ARCH_ARM_MEDIA)
|
|
|
|
#define OPUS_CPU_ARM_NEON_FLAG (1<<OPUS_ARCH_ARM_NEON)
|
2015-10-02 19:20:50 +02:00
|
|
|
|
|
|
|
#if defined(_MSC_VER)
|
|
|
|
/*For GetExceptionCode() and EXCEPTION_ILLEGAL_INSTRUCTION.*/
|
|
|
|
# define WIN32_LEAN_AND_MEAN
|
|
|
|
# define WIN32_EXTRA_LEAN
|
|
|
|
# include <windows.h>
|
|
|
|
|
|
|
|
static OPUS_INLINE opus_uint32 opus_cpu_capabilities(void){
|
|
|
|
opus_uint32 flags;
|
|
|
|
flags=0;
|
|
|
|
/* MSVC has no OPUS_INLINE __asm support for ARM, but it does let you __emit
|
|
|
|
* instructions via their assembled hex code.
|
|
|
|
* All of these instructions should be essentially nops. */
|
2017-05-28 21:15:14 +02:00
|
|
|
# if defined(OPUS_ARM_MAY_HAVE_EDSP) || defined(OPUS_ARM_MAY_HAVE_MEDIA) \
|
|
|
|
|| defined(OPUS_ARM_MAY_HAVE_NEON) || defined(OPUS_ARM_MAY_HAVE_NEON_INTR)
|
2015-10-02 19:20:50 +02:00
|
|
|
__try{
|
|
|
|
/*PLD [r13]*/
|
|
|
|
__emit(0xF5DDF000);
|
2017-05-28 21:15:14 +02:00
|
|
|
flags|=OPUS_CPU_ARM_EDSP_FLAG;
|
2015-10-02 19:20:50 +02:00
|
|
|
}
|
|
|
|
__except(GetExceptionCode()==EXCEPTION_ILLEGAL_INSTRUCTION){
|
|
|
|
/*Ignore exception.*/
|
|
|
|
}
|
2017-05-28 21:15:14 +02:00
|
|
|
# if defined(OPUS_ARM_MAY_HAVE_MEDIA) \
|
|
|
|
|| defined(OPUS_ARM_MAY_HAVE_NEON) || defined(OPUS_ARM_MAY_HAVE_NEON_INTR)
|
2015-10-02 19:20:50 +02:00
|
|
|
__try{
|
|
|
|
/*SHADD8 r3,r3,r3*/
|
|
|
|
__emit(0xE6333F93);
|
2017-05-28 21:15:14 +02:00
|
|
|
flags|=OPUS_CPU_ARM_MEDIA_FLAG;
|
2015-10-02 19:20:50 +02:00
|
|
|
}
|
|
|
|
__except(GetExceptionCode()==EXCEPTION_ILLEGAL_INSTRUCTION){
|
|
|
|
/*Ignore exception.*/
|
|
|
|
}
|
2016-05-01 17:48:46 +02:00
|
|
|
# if defined(OPUS_ARM_MAY_HAVE_NEON) || defined(OPUS_ARM_MAY_HAVE_NEON_INTR)
|
2015-10-02 19:20:50 +02:00
|
|
|
__try{
|
|
|
|
/*VORR q0,q0,q0*/
|
|
|
|
__emit(0xF2200150);
|
2017-05-28 21:15:14 +02:00
|
|
|
flags|=OPUS_CPU_ARM_NEON_FLAG;
|
2015-10-02 19:20:50 +02:00
|
|
|
}
|
|
|
|
__except(GetExceptionCode()==EXCEPTION_ILLEGAL_INSTRUCTION){
|
|
|
|
/*Ignore exception.*/
|
|
|
|
}
|
|
|
|
# endif
|
|
|
|
# endif
|
|
|
|
# endif
|
|
|
|
return flags;
|
|
|
|
}
|
|
|
|
|
|
|
|
#elif defined(__linux__)
|
|
|
|
/* Linux based */
|
|
|
|
opus_uint32 opus_cpu_capabilities(void)
|
|
|
|
{
|
|
|
|
opus_uint32 flags = 0;
|
|
|
|
FILE *cpuinfo;
|
|
|
|
|
|
|
|
/* Reading /proc/self/auxv would be easier, but that doesn't work reliably on
|
|
|
|
* Android */
|
|
|
|
cpuinfo = fopen("/proc/cpuinfo", "r");
|
|
|
|
|
|
|
|
if(cpuinfo != NULL)
|
|
|
|
{
|
|
|
|
/* 512 should be enough for anybody (it's even enough for all the flags that
|
|
|
|
* x86 has accumulated... so far). */
|
|
|
|
char buf[512];
|
|
|
|
|
|
|
|
while(fgets(buf, 512, cpuinfo) != NULL)
|
|
|
|
{
|
2017-05-28 21:15:14 +02:00
|
|
|
# if defined(OPUS_ARM_MAY_HAVE_EDSP) || defined(OPUS_ARM_MAY_HAVE_MEDIA) \
|
|
|
|
|| defined(OPUS_ARM_MAY_HAVE_NEON) || defined(OPUS_ARM_MAY_HAVE_NEON_INTR)
|
2015-10-02 19:20:50 +02:00
|
|
|
/* Search for edsp and neon flag */
|
|
|
|
if(memcmp(buf, "Features", 8) == 0)
|
|
|
|
{
|
|
|
|
char *p;
|
|
|
|
p = strstr(buf, " edsp");
|
|
|
|
if(p != NULL && (p[5] == ' ' || p[5] == '\n'))
|
2017-05-28 21:15:14 +02:00
|
|
|
flags |= OPUS_CPU_ARM_EDSP_FLAG;
|
2015-10-02 19:20:50 +02:00
|
|
|
|
2016-05-01 17:48:46 +02:00
|
|
|
# if defined(OPUS_ARM_MAY_HAVE_NEON) || defined(OPUS_ARM_MAY_HAVE_NEON_INTR)
|
2015-10-02 19:20:50 +02:00
|
|
|
p = strstr(buf, " neon");
|
|
|
|
if(p != NULL && (p[5] == ' ' || p[5] == '\n'))
|
2017-05-28 21:15:14 +02:00
|
|
|
flags |= OPUS_CPU_ARM_NEON_FLAG;
|
2015-10-02 19:20:50 +02:00
|
|
|
# endif
|
|
|
|
}
|
|
|
|
# endif
|
|
|
|
|
2017-05-28 21:15:14 +02:00
|
|
|
# if defined(OPUS_ARM_MAY_HAVE_MEDIA) \
|
|
|
|
|| defined(OPUS_ARM_MAY_HAVE_NEON) || defined(OPUS_ARM_MAY_HAVE_NEON_INTR)
|
2015-10-02 19:20:50 +02:00
|
|
|
/* Search for media capabilities (>= ARMv6) */
|
|
|
|
if(memcmp(buf, "CPU architecture:", 17) == 0)
|
|
|
|
{
|
|
|
|
int version;
|
|
|
|
version = atoi(buf+17);
|
|
|
|
|
|
|
|
if(version >= 6)
|
2017-05-28 21:15:14 +02:00
|
|
|
flags |= OPUS_CPU_ARM_MEDIA_FLAG;
|
2015-10-02 19:20:50 +02:00
|
|
|
}
|
|
|
|
# endif
|
|
|
|
}
|
|
|
|
|
|
|
|
fclose(cpuinfo);
|
|
|
|
}
|
|
|
|
return flags;
|
|
|
|
}
|
|
|
|
#else
|
|
|
|
/* The feature registers which can tell us what the processor supports are
|
|
|
|
* accessible in priveleged modes only, so we can't have a general user-space
|
|
|
|
* detection method like on x86.*/
|
|
|
|
# error "Configured to use ARM asm but no CPU detection method available for " \
|
|
|
|
"your platform. Reconfigure with --disable-rtcd (or send patches)."
|
|
|
|
#endif
|
|
|
|
|
|
|
|
int opus_select_arch(void)
|
|
|
|
{
|
|
|
|
opus_uint32 flags = opus_cpu_capabilities();
|
|
|
|
int arch = 0;
|
|
|
|
|
2017-05-28 21:15:14 +02:00
|
|
|
if(!(flags & OPUS_CPU_ARM_EDSP_FLAG)) {
|
|
|
|
/* Asserts ensure arch values are sequential */
|
|
|
|
celt_assert(arch == OPUS_ARCH_ARM_V4);
|
2015-10-02 19:20:50 +02:00
|
|
|
return arch;
|
2017-05-28 21:15:14 +02:00
|
|
|
}
|
2015-10-02 19:20:50 +02:00
|
|
|
arch++;
|
|
|
|
|
2017-05-28 21:15:14 +02:00
|
|
|
if(!(flags & OPUS_CPU_ARM_MEDIA_FLAG)) {
|
|
|
|
celt_assert(arch == OPUS_ARCH_ARM_EDSP);
|
2015-10-02 19:20:50 +02:00
|
|
|
return arch;
|
2017-05-28 21:15:14 +02:00
|
|
|
}
|
2015-10-02 19:20:50 +02:00
|
|
|
arch++;
|
|
|
|
|
2017-05-28 21:15:14 +02:00
|
|
|
if(!(flags & OPUS_CPU_ARM_NEON_FLAG)) {
|
|
|
|
celt_assert(arch == OPUS_ARCH_ARM_MEDIA);
|
2015-10-02 19:20:50 +02:00
|
|
|
return arch;
|
2017-05-28 21:15:14 +02:00
|
|
|
}
|
2015-10-02 19:20:50 +02:00
|
|
|
arch++;
|
|
|
|
|
2017-05-28 21:15:14 +02:00
|
|
|
celt_assert(arch == OPUS_ARCH_ARM_NEON);
|
2015-10-02 19:20:50 +02:00
|
|
|
return arch;
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|